Home
last modified time | relevance | path

Searched refs:RSP (Results 1 – 18 of 18) sorted by relevance

/external/llvm/lib/Target/X86/
DX86InstrControl.td211 // All calls clobber the non-callee saved registers. RSP is marked as
220 Uses = [RSP] in {
243 // All calls clobber the non-callee saved registers. RSP is marked as
251 Uses = [RSP] in {
268 // ___chkstk(Mingw64): clobber R10, R11, RAX and EFLAGS, and update RSP.
269 let Defs = [RAX, R10, R11, RSP, EFLAGS],
270 Uses = [RSP] in {
284 Uses = [RSP],
DX86CompilationCallback_Win64.asm20 ; Save RSP.
DX86RegisterInfo.cpp69 StackPtr = X86::RSP; in X86RegisterInfo()
371 Reserved.set(X86::RSP); in getReservedRegs()
672 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegister()
709 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegister()
745 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegister()
781 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegister()
782 return X86::RSP; in getX86SubSuperRegister()
DX86RegisterInfo.td131 def RSP : RegisterWithSubRegs<"rsp", [ESP]>, DwarfRegNum<[7, -2, -2]>;
314 RBX, R14, R15, R12, R13, RBP, RSP, RIP)> {
387 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)> {
398 // GR64_NOSP - GR64 registers except RSP (and RIP).
399 def GR64_NOSP : RegisterClass<"X86", [i64], 64, (sub GR64, RSP, RIP)> {
413 // GR64_NOREX_NOSP - GR64_NOREX registers except RSP.
DX86InstrInfo.td234 // A version of ptr_rc which excludes SP, ESP, and RSP. This is used for
618 let Defs = [RBP,RSP], Uses = [RBP,RSP], mayLoad = 1, neverHasSideEffects = 1 in
668 let Defs = [RSP], Uses = [RSP], neverHasSideEffects=1 in {
683 let Defs = [RSP], Uses = [RSP], neverHasSideEffects = 1, mayStore = 1 in {
692 let Defs = [RSP, EFLAGS], Uses = [RSP], mayLoad = 1, neverHasSideEffects=1 in
695 let Defs = [RSP], Uses = [RSP, EFLAGS], mayStore = 1, neverHasSideEffects=1 in
DX86InstrCompiler.td56 // ADJCALLSTACKDOWN/UP implicitly use/def RSP because they may be expanded into
61 let Defs = [RSP, EFLAGS], Uses = [RSP] in {
292 // All calls clobber the non-callee saved registers. RSP is marked as
300 Uses = [RSP] in
321 Uses = [RSP, RDI],
DX86MCCodeEmitter.cpp320 IndexReg.getReg() != X86::RSP && "Cannot use ESP as index reg!"); in EmitMemModRMByte()
DX86CodeEmitter.cpp536 IndexReg.getReg() != X86::RSP && "Cannot use ESP as index reg!"); in emitMemModRMByte()
DX86FastISel.cpp61 StackPtr = Subtarget->is64Bit() ? X86::RSP : X86::ESP; in X86FastISel()
DX86ISelLowering.cpp215 X86StackPtr = Subtarget->is64Bit() ? X86::RSP : X86::ESP; in X86TargetLowering()
10632 .addReg(X86::RSP, RegState::Implicit) in EmitLoweredWinAlloca()
10634 .addReg(X86::RSP, RegState::Define | RegState::Implicit) in EmitLoweredWinAlloca()
10645 BuildMI(*BB, MI, DL, TII->get(X86::SUB64rr), X86::RSP) in EmitLoweredWinAlloca()
10646 .addReg(X86::RSP) in EmitLoweredWinAlloca()
13134 case X86::SP: DestReg = X86::RSP; break; in getRegForInlineAsmConstraint()
/external/kernel-headers/original/asm-x86/
Dptrace-abi.h50 #define RSP 152 macro
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86MCTargetDesc.cpp133 case X86::RSP: case X86::ESP: case X86::SP: case X86::SPL: case X86::AH: in getX86RegNum()
325 MachineLocation Src(is64Bit ? X86::RSP : X86::ESP, stackGrowth); in createX86MCAsmInfo()
329 MachineLocation CSDst(is64Bit ? X86::RSP : X86::ESP, stackGrowth); in createX86MCAsmInfo()
/external/valgrind/main/VEX/auxprogs/
Dgenoffsets.c105 GENOFFSET(AMD64,amd64,RSP); in foo()
/external/llvm/lib/Target/X86/Disassembler/
DX86DisassemblerDecoder.h183 ENTRY(RSP) \
/external/valgrind/main/coregrind/m_sigframe/
Dsigframe-amd64-linux.c359 SC2(rsp,RSP); in synth_ucontext()
/external/valgrind/main/memcheck/
Dmc_machine.c474 if (o == GOF(RSP) && is1248) return o; in get_otrack_shadow_offset_wrk()
/external/strace/
Dprocess.c2636 { 8*RSP, "8*RSP" },
/external/valgrind/main/exp-ptrcheck/
Dh_main.c1409 if (o == GOF(RSP) && is8) goto exactly1; in get_IntRegInfo()