Searched refs:SETOLE (Results 1 – 19 of 19) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 709 SETOLE, // 0 1 0 1 True if ordered and less than or equal enumerator
|
| /external/llvm/lib/Target/CellSPU/ |
| D | README.txt | 71 SETOLE unimplemented
|
| D | SPUISelLowering.cpp | 2596 case ISD::SETOLE: in LowerSETCC()
|
| /external/llvm/lib/CodeGen/ |
| D | Analysis.cpp | 159 case FCmpInst::FCMP_OLE: FOC = ISD::SETLE; FPC = ISD::SETOLE; break; in getFCmpCondCode()
|
| /external/llvm/lib/Target/Alpha/ |
| D | AlphaISelDAGToDAG.cpp | 316 case ISD::SETLE: case ISD::SETOLE: case ISD::SETULE: in Select()
|
| /external/llvm/lib/Target/MBlaze/ |
| D | MBlazeInstrFPU.td | 178 def : Pat<(setcc (f32 GPR:$L), (f32 GPR:$R), SETOLE),
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 548 case ISD::SETOLE: in getPredicateForSetCC()
599 case ISD::SETOLE: in getCRIdxForSetCC()
|
| D | PPCISelLowering.cpp | 247 setCondCodeAction(ISD::SETOLE, MVT::f32, Expand); in PPCTargetLowering()
248 setCondCodeAction(ISD::SETOLE, MVT::f64, Expand); in PPCTargetLowering()
3580 case ISD::SETOLE: in LowerSELECT_CC()
3609 case ISD::SETOLE: in LowerSELECT_CC()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 472 def SETOGE : CondCode; def SETOLT : CondCode; def SETOLE : CondCode;
758 (setcc node:$lhs, node:$rhs, SETOLE)>;
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 645 case ISD::SETOLE: in EmitCmp()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 2363 isCondCodeLegal(ISD::SETOLE, N0.getValueType())) in SimplifySetCC()
2364 return DAG.getSetCC(dl, VT, N0, N1, ISD::SETOLE); in SimplifySetCC()
2366 isCondCodeLegal(ISD::SETOLE, N0.getValueType())) in SimplifySetCC()
|
| D | LegalizeFloatTypes.cpp | 633 case ISD::SETOLE: in SoftenSetCCOperands()
|
| D | SelectionDAG.cpp | 1473 case ISD::SETOLE: in FoldSetCC()
1532 case ISD::SETOLE: return getConstant(R==APFloat::cmpLessThan || in FoldSetCC()
5997 case ISD::SETOLE: return "setole"; in getOperationName()
|
| D | LegalizeDAG.cpp | 1960 case ISD::SETOLE: CC1 = ISD::SETLE; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
|
| /external/llvm/lib/Target/PTX/ |
| D | PTXInstrInfo.td | 750 defm SETPLEf32 : PTX_SETP_FP<RegF32, "f32", SETULE, SETOLE, "le">;
759 defm SETPLEf64 : PTX_SETP_FP<RegF64, "f64", SETULE, SETOLE, "le">;
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 675 case ISD::SETOLE: return SPCC::FCC_LE; in FPCondCCodeToFCC()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 1029 case ISD::SETOLE: CondCode = ARMCC::LS; break; in FPCCToARMCC()
3413 case ISD::SETOLE: in LowerVSETCC()
6914 case ISD::SETOLE: in PerformSELECT_CCCombine()
6928 if ((CC == ISD::SETLE || CC == ISD::SETOLE || CC == ISD::SETULE) && in PerformSELECT_CCCombine()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 415 case ISD::SETOLE: return Mips::FCOND_OLE; in FPCondCCodeToFCC()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 2955 case ISD::SETOLE: in TranslateX86CC()
2975 case ISD::SETOLE: // flipped in TranslateX86CC()
7594 case ISD::SETOLE: SSECC = 2; break; in LowerVSETCC()
11248 case ISD::SETOLE: in PerformSELECTCombine()
11336 case ISD::SETOLE: in PerformSELECTCombine()
|