Home
last modified time | relevance | path

Searched refs:getNode (Results 1 – 25 of 122) sorted by relevance

12345

/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp441 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
446 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
460 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
469 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
475 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
482 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
486 return DAG.getNode(ISD::FP_ROUND, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
525 if (isSetCCEquivalent(N, N0, N1, N2) && N.getNode()->hasOneUse()) in isOneUseSetCC()
540 return DAG.getNode(Opc, DL, VT, N0.getOperand(0), OpNode); in ReassociateOps()
544 SDValue OpNode = DAG.getNode(Opc, N0.getDebugLoc(), VT, in ReassociateOps()
[all …]
DLegalizeTypesGeneric.cpp52 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
53 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
59 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
60 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
66 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
67 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
72 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
73 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
80 Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BITCAST()
82 Hi = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BITCAST()
[all …]
DLegalizeIntegerTypes.cpp135 if (Res.getNode()) in PromoteIntegerResult()
142 return DAG.getNode(ISD::AssertSext, N->getDebugLoc(), in PromoteIntRes_AssertSext()
149 return DAG.getNode(ISD::AssertZext, N->getDebugLoc(), in PromoteIntRes_AssertZext()
194 return DAG.getNode(ISD::BITCAST, dl, NOutVT, GetPromotedInteger(InOp)); in PromoteIntRes_BITCAST()
198 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); in PromoteIntRes_BITCAST()
205 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST()
219 InOp = DAG.getNode(ISD::ANY_EXTEND, dl, in PromoteIntRes_BITCAST()
223 return DAG.getNode(ISD::BITCAST, dl, NOutVT, InOp); in PromoteIntRes_BITCAST()
228 return DAG.getNode(ISD::BITCAST, dl, OutVT, GetWidenedVector(InOp)); in PromoteIntRes_BITCAST()
231 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST()
[all …]
DLegalizeDAG.cpp281 Node = Node->getOperand(0).getNode(); in FindCallStartFromCallEnd()
290 Node = Node->getOperand(0).getNode(); in FindCallStartFromCallEnd()
325 LegalizeAllNodesNotLeadingTo(N->getOperand(i).getNode(), Dest, in LegalizeAllNodesNotLeadingTo()
404 SDValue Result = DAG.getNode(ISD::BITCAST, dl, intVT, Val); in ExpandUnalignedStore()
443 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr, in ExpandUnalignedStore()
445 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, Increment); in ExpandUnalignedStore()
466 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &Stores[0], in ExpandUnalignedStore()
481 SDValue Hi = DAG.getNode(ISD::SRL, dl, VT, Val, ShiftAmount); in ExpandUnalignedStore()
488 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, in ExpandUnalignedStore()
496 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, Store1, Store2); in ExpandUnalignedStore()
[all …]
DSelectionDAGBuilder.cpp130 Lo = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[0]); in getCopyFromParts()
131 Hi = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[1]); in getCopyFromParts()
137 Val = DAG.getNode(ISD::BUILD_PAIR, DL, RoundVT, Lo, Hi); in getCopyFromParts()
151 Hi = DAG.getNode(ISD::ANY_EXTEND, DL, TotalVT, Hi); in getCopyFromParts()
152 Hi = DAG.getNode(ISD::SHL, DL, TotalVT, Hi, in getCopyFromParts()
155 Lo = DAG.getNode(ISD::ZERO_EXTEND, DL, TotalVT, Lo); in getCopyFromParts()
156 Val = DAG.getNode(ISD::OR, DL, TotalVT, Lo, Hi); in getCopyFromParts()
163 Lo = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[0]); in getCopyFromParts()
164 Hi = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[1]); in getCopyFromParts()
167 Val = DAG.getNode(ISD::BUILD_PAIR, DL, ValueVT, Lo, Hi); in getCopyFromParts()
[all …]
DLegalizeVectorOps.cpp103 for (unsigned i = 0, e = Op.getNode()->getNumValues(); i != e; ++i) in TranslateLegalizeResults()
114 SDNode* Node = Op.getNode(); in LegalizeOp()
122 SDValue(DAG.UpdateNodeOperands(Op.getNode(), Ops.data(), Ops.size()), 0); in LegalizeOp()
206 if (Tmp1.getNode()) { in LegalizeOp()
220 Result = DAG.UnrollVectorOp(Op.getNode()); in LegalizeOp()
241 assert(Op.getNode()->getNumValues() == 1 && in PromoteVectorOp()
249 Operands[j] = DAG.getNode(ISD::BITCAST, dl, NVT, Op.getOperand(j)); in PromoteVectorOp()
254 Op = DAG.getNode(Op.getOpcode(), dl, NVT, &Operands[0], Operands.size()); in PromoteVectorOp()
256 return DAG.getNode(ISD::BITCAST, dl, VT, Op); in PromoteVectorOp()
268 return DAG.UnrollVectorOp(Op.getNode()); in ExpandUINT_TO_FLOAT()
[all …]
DLegalizeVectorTypes.cpp121 if (R.getNode()) in ScalarizeVectorResult()
128 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), in ScalarizeVecRes_BinOp()
134 return DAG.getNode(ISD::BITCAST, N->getDebugLoc(), in ScalarizeVecRes_BITCAST()
150 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, N->getDebugLoc(), in ScalarizeVecRes_EXTRACT_SUBVECTOR()
158 return DAG.getNode(ISD::FP_ROUND, N->getDebugLoc(), in ScalarizeVecRes_FP_ROUND()
164 return DAG.getNode(ISD::FPOWI, N->getDebugLoc(), in ScalarizeVecRes_FPOWI()
175 Op = DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, Op); in ScalarizeVecRes_INSERT_VECTOR_ELT()
203 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), DestVT, Op); in ScalarizeVecRes_UnaryOp()
210 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), EltVT, in ScalarizeVecRes_InregOp()
220 return DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, InOp); in ScalarizeVecRes_SCALAR_TO_VECTOR()
[all …]
DLegalizeTypes.cpp102 assert(NewVal.getNode()->getNodeId() != NewNode && in PerformExpensiveChecks()
273 if (IgnoreNodeResults(N->getOperand(i).getNode())) in run()
420 if (!IgnoreNodeResults(I->getOperand(i).getNode()) && in run()
480 if (Op.getNode()->getNodeId() == Processed) in AnalyzeNewNode()
526 Val.setNode(AnalyzeNewNode(Val.getNode())); in AnalyzeNewValue()
527 if (Val.getNode()->getNodeId() == Processed) in AnalyzeNewValue()
562 assert(I->first.getNode() != N); in ExpungeNode()
568 assert(I->first.getNode() != N); in ExpungeNode()
574 assert(I->first.getNode() != N); in ExpungeNode()
580 assert(I->first.getNode() != N); in ExpungeNode()
[all …]
DTargetLowering.cpp1140 SDValue New = DAG.getNode(Op.getOpcode(), dl, VT, Op.getOperand(0), in ShrinkDemandedConstant()
1165 assert(Op.getNode()->getNumValues() == 1 && in ShrinkDemandedOp()
1170 if (!Op.getNode()->hasOneUse()) in ShrinkDemandedOp()
1184 SDValue X = DAG.getNode(Op.getOpcode(), dl, SmallVT, in ShrinkDemandedOp()
1185 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1186 Op.getNode()->getOperand(0)), in ShrinkDemandedOp()
1187 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1188 Op.getNode()->getOperand(1))); in ShrinkDemandedOp()
1189 SDValue Z = DAG.getNode(ISD::ZERO_EXTEND, dl, Op.getValueType(), X); in ShrinkDemandedOp()
1219 if (!Op.getNode()->hasOneUse()) { in SimplifyDemandedBits()
[all …]
DScheduleDAGSDNodes.cpp82 SUnit *SU = NewSUnit(Old->getNode()); in Clone()
128 SDNode *GlueDestNode = Glue.getNode(); in AddGlue()
175 Chain = Node->getOperand(NumOps-1).getNode(); in ClusterNeighboringLoads()
287 Worklist.push_back(DAG->getRoot().getNode()); in BuildSchedUnits()
288 Visited.insert(DAG->getRoot().getNode()); in BuildSchedUnits()
296 if (Visited.insert(NI->getOperand(i).getNode())) in BuildSchedUnits()
297 Worklist.push_back(NI->getOperand(i).getNode()); in BuildSchedUnits()
315 N = N->getOperand(N->getNumOperands()-1).getNode(); in BuildSchedUnits()
369 for (const SDNode *SUNode = SU->getNode(); SUNode; in BuildSchedUnits()
373 SDNode *SrcN = SUNode->getOperand(2).getNode(); in BuildSchedUnits()
[all …]
/external/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp86 return IndexReg.getNode() != 0 || Base_Reg.getNode() != 0; in hasBaseOrIndexReg()
94 dyn_cast_or_null<RegisterSDNode>(Base_Reg.getNode())) in isRIPRelative()
107 if (Base_Reg.getNode() != 0) in dump()
108 Base_Reg.getNode()->dump(); in dump()
114 if (IndexReg.getNode() != 0) in dump()
115 IndexReg.getNode()->dump(); in dump()
257 if (AM.Segment.getNode()) in getAddressOperands()
365 if (Chain.getNode() == Load.getNode()) in MoveBelowOrigChain()
371 if (Chain.getOperand(i).getNode() == Load.getNode()) in MoveBelowOrigChain()
376 CurDAG->getNode(ISD::TokenFactor, Load.getDebugLoc(), in MoveBelowOrigChain()
[all …]
DX86ISelLowering.cpp99 return DAG.getNode(ISD::UNDEF, dl, ResultVT); in Extract128BitVector()
115 SDValue Result = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, in Extract128BitVector()
154 Result = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, in Insert128BitVector()
176 SDValue Vec = Insert128BitVector(DAG.getNode(ISD::UNDEF, dl, VT), Upper, in ConcatVectors()
1257 return DAG.getNode(X86ISD::GlobalBaseReg, DebugLoc(), getPointerTy()); in getPICJumpTableRelocBase()
1395 ValToCopy = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f80, ValToCopy); in LowerReturn()
1406 ValToCopy = DAG.getNode(ISD::BITCAST, dl, MVT::i64, ValToCopy); in LowerReturn()
1407 ValToCopy = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, in LowerReturn()
1412 ValToCopy = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32,ValToCopy); in LowerReturn()
1444 if (Flag.getNode()) in LowerReturn()
[all …]
/external/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp59 if (Base.Reg.getNode() != 0) in dump()
60 Base.Reg.getNode()->dump(); in dump()
69 if (IndexReg.getNode() != 0) IndexReg.getNode()->dump(); in dump()
210 AM.Base.Reg.getNode() == 0) { in MatchAddress()
227 if (MatchAddress(N.getNode()->getOperand(0), AM, is12Bit, Depth+1)) { in MatchAddress()
232 if (AM.IndexReg.getNode() || AM.isRI) { in MatchAddress()
240 (!AM.Base.Reg.getNode() || AM.Base.Reg.getNode()->hasOneUse())) { in MatchAddress()
246 SDValue RHS = N.getNode()->getOperand(1); in MatchAddress()
248 SDValue Neg = CurDAG->getNode(ISD::SUB, dl, N.getValueType(), Zero, RHS); in MatchAddress()
252 if (Zero.getNode()->getNodeId() == -1 || in MatchAddress()
[all …]
/external/llvm/lib/Target/CellSPU/
DSPUISelLowering.cpp84 Op.getNode()->getValueType(0).getTypeForEVT(*DAG.getContext()); in ExpandLibCall()
593 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, in LowerLOAD()
613 rotate = DAG.getNode(ISD::ADD, dl, PtrVT, in LowerLOAD()
632 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, Op0, Op1); in LowerLOAD()
638 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, Op0, Op1); in LowerLOAD()
641 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, in LowerLOAD()
648 rotate = DAG.getNode(ISD::ADD, dl, PtrVT, in LowerLOAD()
665 result = DAG.getNode(SPUISD::ROTBYTES_LEFT, dl, MVT::i128, in LowerLOAD()
672 result = DAG.getNode(SPUISD::VEC2PREFSLOT, dl, InVT, in LowerLOAD()
673 DAG.getNode(ISD::BITCAST, dl, vecVT, result)); in LowerLOAD()
[all …]
DSPUISelDAGToDAG.cpp124 return DAG.getNode(ISD::BUILD_VECTOR, dl, MVT::v4i32, in getCarryGenerateShufMask()
139 return DAG.getNode(ISD::BUILD_VECTOR, dl, MVT::v4i32, in getBorrowGenerateShufMask()
186 (SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i16).getNode() != 0)) || in emitBuildVector()
188 ((SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
189 (SPU::get_ILHUvec_imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
190 (SPU::get_vec_u18imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
191 (SPU::get_v4i32_imm(bvNode, *CurDAG).getNode() != 0))) || in emitBuildVector()
193 ((SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i64).getNode() != 0) || in emitBuildVector()
194 (SPU::get_ILHUvec_imm(bvNode, *CurDAG, MVT::i64).getNode() != 0) || in emitBuildVector()
195 (SPU::get_vec_u18imm(bvNode, *CurDAG, MVT::i64).getNode() != 0)))) { in emitBuildVector()
[all …]
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp1118 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
1121 SDValue Vec = DAG.getNode(ISD::UNDEF, dl, MVT::v2f64); in LowerCallResult()
1122 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult()
1133 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
1134 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult()
1148 Val = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), Val); in LowerCallResult()
1167 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff); in LowerMemOpCallTo()
1181 SDValue fmrrd = DAG.getNode(ARMISD::VMOVRRD, dl, in PassF64ArgInRegs()
1189 if (StackPtr.getNode() == 0) in PassF64ArgInRegs()
1269 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
[all …]
DARMSelectionDAGInfo.cpp67 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, in EmitTargetCodeForMemcpy()
74 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
79 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, in EmitTargetCodeForMemcpy()
85 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
106 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, in EmitTargetCodeForMemcpy()
114 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
128 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, in EmitTargetCodeForMemcpy()
135 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
171 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src); in EmitTargetCodeForMemset()
173 Src = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::i32, Src); in EmitTargetCodeForMemset()
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp181 case ISD::SUB: return ExpandADDSUB(Op.getNode(), DAG); in LowerOperation()
214 SDValue Cond = DAG.getNode(ISD::SETCC, dl, MVT::i32, Op.getOperand(2), in LowerSELECT_CC()
216 return DAG.getNode(ISD::SELECT, dl, MVT::i32, Cond, Op.getOperand(0), in LowerSELECT_CC()
227 return DAG.getNode(XCoreISD::PCRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
237 return DAG.getNode(XCoreISD::CPRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
239 return DAG.getNode(XCoreISD::DPRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
251 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::i32, in BuildGetId()
289 SDValue offset = DAG.getNode(ISD::MUL, dl, MVT::i32, BuildGetId(DAG, dl), in LowerGlobalTLSAddress()
291 return DAG.getNode(ISD::ADD, dl, MVT::i32, base, offset); in LowerGlobalTLSAddress()
302 return DAG.getNode(XCoreISD::PCRelativeWrapper, DL, getPointerTy(), Result); in LowerBlockAddress()
[all …]
/external/llvm/lib/Target/Alpha/
DAlphaISelLowering.cpp195 SDValue Hi = DAG.getNode(AlphaISD::GPRelHi, dl, MVT::i64, JTI, in LowerJumpTable()
197 SDValue Lo = DAG.getNode(AlphaISD::GPRelLo, dl, MVT::i64, JTI, Hi); in LowerJumpTable()
262 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
265 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
268 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
279 if (StackPtr.getNode() == 0) in LowerCall()
282 SDValue PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), in LowerCall()
294 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, in LowerCall()
319 if (InFlag.getNode()) in LowerCall()
322 Chain = DAG.getNode(AlphaISD::CALL, dl, NodeTys, &Ops[0], Ops.size()); in LowerCall()
[all …]
/external/llvm/include/llvm/CodeGen/PBQP/
DGraph.h111 NodeEntry& getNode(NodeItr nItr) { return *nItr; } in getNode() function
112 const NodeEntry& getNode(ConstNodeItr nItr) const { return *nItr; } in getNode() function
128 NodeEntry &n1 = getNode(ne.getNode1()); in addConstructedEdge()
129 NodeEntry &n2 = getNode(ne.getNode2()); in addConstructedEdge()
195 Vector& getNodeCosts(NodeItr nItr) { return getNode(nItr).getCosts(); } in getNodeCosts()
201 return getNode(nItr).getCosts(); in getNodeCosts()
209 void setNodeData(NodeItr nItr, void *data) { getNode(nItr).setData(data); } in setNodeData()
214 void* getNodeData(NodeItr nItr) { return getNode(nItr).getData(); } in getNodeData()
244 return getNode(nItr).getDegree(); in getNodeDegree()
269 return getNode(nItr).edgesBegin(); in adjEdgesBegin()
[all …]
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp138 if (Flag.getNode()) in LowerReturn()
139 return DAG.getNode(SPISD::RET_FLAG, dl, MVT::Other, Chain, in LowerReturn()
141 return DAG.getNode(SPISD::RET_FLAG, dl, MVT::Other, Chain, in LowerReturn()
207 DAG.getNode(ISD::BUILD_PAIR, dl, MVT::i64, LoVal, HiVal); in LowerFormalArguments()
208 WholeValue = DAG.getNode(ISD::BITCAST, dl, MVT::f64, WholeValue); in LowerFormalArguments()
216 Arg = DAG.getNode(ISD::BITCAST, dl, MVT::f32, Arg); in LowerFormalArguments()
218 Arg = DAG.getNode(ISD::AssertSext, dl, MVT::i32, Arg, in LowerFormalArguments()
220 Arg = DAG.getNode(ISD::TRUNCATE, dl, VA.getLocVT(), Arg); in LowerFormalArguments()
262 DAG.getNode(ISD::BUILD_PAIR, dl, MVT::i64, LoVal, HiVal); in LowerFormalArguments()
263 WholeValue = DAG.getNode(ISD::BITCAST, dl, MVT::f64, WholeValue); in LowerFormalArguments()
[all …]
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp478 else if (ISD::isEXTLoad(Op.getNode()) || ISD::isNON_EXTLoad(Op.getNode())) { in isFloatingPointZero()
680 if (UniquedVals[i&(Multiple-1)].getNode() == 0) in get_VSPLTI_elt()
695 if (UniquedVals[i].getNode() == 0) continue; // Must have been undefs. in get_VSPLTI_elt()
702 if (UniquedVals[Multiple-1].getNode() == 0) in get_VSPLTI_elt()
709 if (UniquedVals[Multiple-1].getNode() == 0) in get_VSPLTI_elt()
722 if (OpVal.getNode() == 0) in get_VSPLTI_elt()
728 if (OpVal.getNode() == 0) return SDValue(); // All UNDEF: use implicit def. in get_VSPLTI_elt()
788 return isIntS16Immediate(Op.getNode(), Imm); in isIntS16Immediate()
1138 SDValue Hi = DAG.getNode(PPCISD::Hi, DL, PtrVT, HiPart, Zero); in LowerLabelRef()
1139 SDValue Lo = DAG.getNode(PPCISD::Lo, DL, PtrVT, LoPart, Zero); in LowerLabelRef()
[all …]
/external/llvm/lib/Target/Blackfin/
DBlackfinISelLowering.cpp149 return DAG.getNode(BFISD::Wrapper, DL, MVT::i32, Op); in LowerGlobalAddress()
158 return DAG.getNode(BFISD::Wrapper, DL, MVT::i32, Op); in LowerJumpTable()
197 ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue, in LowerFormalArguments()
200 ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue, in LowerFormalArguments()
204 ArgValue = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), ArgValue); in LowerFormalArguments()
258 Opi = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Opi); in LowerReturn()
261 Opi = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Opi); in LowerReturn()
264 Opi = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Opi); in LowerReturn()
272 if (Flag.getNode()) { in LowerReturn()
273 return DAG.getNode(BFISD::RET_FLAG, dl, MVT::Other, Chain, Flag); in LowerReturn()
[all …]
/external/llvm/include/llvm/CodeGen/
DSelectionDAG.h260 assert((!N.getNode() || N.getValueType() == MVT::Other) &&
262 if (N.getNode())
263 checkForCycles(N.getNode());
265 if (N.getNode())
400 return getNode(ISD::CopyToReg, dl, MVT::Other, Chain,
411 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
419 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
425 return getNode(ISD::CopyFromReg, dl, VTs, Ops, 2);
435 return getNode(ISD::CopyFromReg, dl, VTs, Ops, Glue.getNode() ? 3 : 2);
474 return getNode(ISD::CALLSEQ_START, DebugLoc(), VTs, Ops, 2);
[all …]
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp209 SDNode* ADDCNode = ADDENode->getOperand(2).getNode(); in SelectMadd()
216 SDNode* MultNode = MultHi.getNode(); in SelectMadd()
220 if (MultLo.getNode() != MultNode) in SelectMadd()
248 SDValue MAdd = CurDAG->getNode(MultOpc, dl, in SelectMadd()
283 SDNode* SUBCNode = SUBENode->getOperand(2).getNode(); in SelectMsub()
290 SDNode* MultNode = MultHi.getNode(); in SelectMsub()
294 if (MultLo.getNode() != MultNode) in SelectMsub()
322 SDValue MSub = CurDAG->getNode(MultOpc, dl, in SelectMsub()
380 SDValue DivRem = DAG.getNode(opc, dl, MVT::Glue, in PerformDivRemCombine()
462 return DAG.getNode(MipsISD::FPCmp, dl, MVT::Glue, LHS, RHS, in CreateFPCmp()
[all …]

12345