/external/llvm/include/llvm/MC/ |
D | MCInstrDesc.h | 288 bool isBarrier() const { in isBarrier() function 321 return isBranch() & !isBarrier() & !isIndirectBranch(); in isConditionalBranch() 329 return isBranch() & isBarrier() & !isIndirectBranch(); in isUnconditionalBranch()
|
/external/llvm/lib/Target/X86/ |
D | X86InstrControl.td | 19 let isTerminator = 1, isReturn = 1, isBarrier = 1, 41 let isBarrier = 1, isBranch = 1, isTerminator = 1 in { 100 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in { 178 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, 277 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
|
/external/llvm/lib/Target/ARM/ |
D | ARMHazardRecognizer.cpp | 51 if (!LastMCID.isBarrier() && in getHazardType()
|
D | ARMInstrThumb.td | 364 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in { 374 let isReturn = 1, isTerminator = 1, isBarrier = 1 in { 467 let isBranch = 1, isTerminator = 1, isBarrier = 1 in { 530 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1 in { 569 let isBarrier = 1, isTerminator = 1 in 1245 hasSideEffects = 1, isBarrier = 1, isCodeGenOnly = 1 in 1251 let isBarrier = 1, hasSideEffects = 1, isTerminator = 1, isCodeGenOnly = 1, 1370 let isReturn = 1, isTerminator = 1, isBarrier = 1, mayLoad = 1, 1377 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in {
|
D | MLxExpansionPass.cpp | 277 if (MCID.isBarrier()) { in ExpandFPMLxInstructions()
|
D | ARMInstrInfo.td | 1306 let isBarrier = 1, isTerminator = 1 in 1381 let isReturn = 1, isTerminator = 1, isBarrier = 1 in { 1398 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in { 1528 let isBarrier = 1 in { 1555 } // isBarrier = 1 1581 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1 in { 2069 let isReturn = 1, isTerminator = 1, isBarrier = 1, mayLoad = 1, 3858 QQQQ0, QQQQ1, QQQQ2, QQQQ3 ], hasSideEffects = 1, isBarrier = 1 in { 3867 hasSideEffects = 1, isBarrier = 1 in { 3875 let isBarrier = 1, hasSideEffects = 1, isTerminator = 1, [all …]
|
/external/llvm/lib/Target/ |
D | TargetInstrInfo.cpp | 137 if (MCID.isBranch() && !MCID.isBarrier()) in isUnpredicatedTerminator()
|
/external/llvm/lib/Target/MBlaze/ |
D | MBlazeInstrInfo.td | 484 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in { 499 isBarrier = 1 in { 514 isBarrier = 1 in { 529 hasDelaySlot = 1, hasCtrlDep = 1, isBarrier = 1 in { 558 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, 566 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, 574 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1, 582 let isReturn=1, isTerminator=1, hasDelaySlot=1, isBarrier=1,
|
D | MBlazeDelaySlotFiller.cpp | 216 desc.isCall() || desc.isReturn() || desc.isBarrier() || in findDelayInstr()
|
D | MBlazeAsmPrinter.cpp | 318 return I == Pred->end() || !I->getDesc().isBarrier(); in isBlockOnlyReachableByFallthrough()
|
/external/llvm/lib/CodeGen/ |
D | MachineVerifier.cpp | 434 if (!MBB->empty() && MBB->back().getDesc().isBarrier() && in visitMachineBasicBlockBefore() 455 } else if (!MBB->back().getDesc().isBarrier()) { in visitMachineBasicBlockBefore() 478 } else if (MBB->back().getDesc().isBarrier()) { in visitMachineBasicBlockBefore() 498 } else if (!MBB->back().getDesc().isBarrier()) { in visitMachineBasicBlockBefore()
|
D | BranchFolding.cpp | 553 !MBB1->back().getDesc().isBarrier() && in ProfitableToMerge() 554 !MBB2->back().getDesc().isBarrier()) in ProfitableToMerge()
|
D | ScheduleDAGInstrs.cpp | 159 (ExitMI->getDesc().isCall() || ExitMI->getDesc().isBarrier()); in AddSchedBarrierDeps()
|
D | MachineBasicBlock.cpp | 481 return empty() || !back().getDesc().isBarrier() || in canFallThrough()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCInstr64Bit.td | 175 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 181 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 186 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 192 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1, 205 isBarrier = 1, isCall = 1, isReturn = 1, Uses = [RM] in 212 isBarrier = 1, isCall = 1, isReturn = 1, Uses = [RM] in
|
D | PPCInstrInfo.td | 405 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7 in { 419 let isBarrier = 1 in { 485 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 492 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 497 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1, Uses = [RM] in 503 let isTerminator = 1, isBarrier = 1, PPC970_Unit = 7, isBranch = 1, 511 isBarrier = 1, isCall = 1, isReturn = 1, Uses = [RM] in 518 isBarrier = 1, isCall = 1, isReturn = 1, Uses = [RM] in 644 let isTerminator = 1, isBarrier = 1, hasCtrlDep = 1 in
|
/external/llvm/lib/Target/Sparc/ |
D | SparcAsmPrinter.cpp | 242 return I == Pred->end() || !I->getDesc().isBarrier(); in isBlockOnlyReachableByFallthrough()
|
/external/llvm/lib/Target/XCore/ |
D | XCoreInstrInfo.td | 661 let isReturn = 1, isTerminator = 1, mayLoad = 1, isBarrier = 1 in { 668 let isBranch = 1, isTerminator = 1, isBarrier = 1 in { 712 let isBranch=1, isIndirectBranch=1, isTerminator=1, isBarrier = 1 in { 952 let isBranch=1, isIndirectBranch=1, isTerminator=1, isBarrier = 1 in 957 let isBranch=1, isIndirectBranch=1, isTerminator=1, isBarrier = 1 in 962 let isBranch=1, isIndirectBranch=1, isTerminator=1, isBarrier = 1 in 1023 let isBranch=1, isIndirectBranch=1, isTerminator=1, isBarrier = 1,
|
/external/llvm/utils/TableGen/ |
D | CodeGenInstruction.h | 225 bool isBarrier; variable
|
D | InstrInfoEmitter.cpp | 277 if (Inst.isBarrier) OS << "|(1<<MCID::Barrier)"; in emitRecord()
|
D | CodeGenInstruction.cpp | 299 isBarrier = R->getValueAsBit("isBarrier"); in CodeGenInstruction()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430InstrInfo.cpp | 168 if (MCID.isBranch() && !MCID.isBarrier()) in isUnpredicatedTerminator()
|
/external/llvm/lib/Target/Mips/ |
D | MipsAsmPrinter.cpp | 261 return !I->getDesc().isBarrier(); in isBlockOnlyReachableByFallthrough()
|
D | MipsInstrInfo.td | 309 let isBranch=1, isTerminator=1, isBarrier=1, hasDelaySlot = 1 in 314 let isBranch=1, isTerminator=1, isBarrier=1, rd=0, hasDelaySlot = 1 in 569 isBarrier=1, hasCtrlDep=1, rs=0, rt=0, shamt=0 in
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZInstrInfo.cpp | 210 if (MCID.isBranch() && !MCID.isBarrier()) in isUnpredicatedTerminator()
|