| /external/llvm/lib/Target/X86/ |
| D | X86InstrCMovSetCC.td | 17 multiclass CMOV<bits<8> opc, string Mnemonic, PatLeaf CondNode> {
62 defm CMOVO : CMOV<0x40, "cmovo" , X86_COND_O>;
63 defm CMOVNO : CMOV<0x41, "cmovno", X86_COND_NO>;
64 defm CMOVB : CMOV<0x42, "cmovb" , X86_COND_B>;
65 defm CMOVAE : CMOV<0x43, "cmovae", X86_COND_AE>;
66 defm CMOVE : CMOV<0x44, "cmove" , X86_COND_E>;
67 defm CMOVNE : CMOV<0x45, "cmovne", X86_COND_NE>;
68 defm CMOVBE : CMOV<0x46, "cmovbe", X86_COND_BE>;
69 defm CMOVA : CMOV<0x47, "cmova" , X86_COND_A>;
70 defm CMOVS : CMOV<0x48, "cmovs" , X86_COND_S>;
[all …]
|
| D | X86ISelLowering.h | 110 CMOV, enumerator
|
| D | X86ISelLowering.cpp | 7490 Hi = DAG.getNode(X86ISD::CMOV, dl, VT, Ops0, 4); in LowerShiftParts()
7491 Lo = DAG.getNode(X86ISD::CMOV, dl, VT, Ops1, 4); in LowerShiftParts()
7493 Lo = DAG.getNode(X86ISD::CMOV, dl, VT, Ops0, 4); in LowerShiftParts()
7494 Hi = DAG.getNode(X86ISD::CMOV, dl, VT, Ops1, 4); in LowerShiftParts()
8700 return DAG.getNode(X86ISD::CMOV, DL, VTs, Ops, array_lengthof(Ops)); in LowerSELECT()
10092 Op = DAG.getNode(X86ISD::CMOV, dl, OpVT, Ops, array_lengthof(Ops)); in LowerCTLZ()
10145 return DAG.getNode(X86ISD::CMOV, dl, VT, Ops, array_lengthof(Ops)); in LowerCTTZ()
11093 case X86ISD::CMOV: return "X86ISD::CMOV"; in getTargetNodeName()
15088 case X86ISD::CMOV: return PerformCMOVCombine(N, DAG, DCI); in PerformDAGCombine()
|
| D | X86InstrCompiler.td | 842 // CMOV* - Used to implement the SSE SELECT DAG operation. Expanded after
1147 N->getOpcode() != X86ISD::CMOV;
|
| D | X86InstrInfo.td | 128 def X86cmov : SDNode<"X86ISD::CMOV", SDTX86Cmov>;
|
| /external/llvm/test/CodeGen/X86/ |
| D | 2010-09-30-CMOV-JumpTable-PHI.ll | 6 ; -mcpu=i386 doesn't have CMOV.'
|
| /external/v8/src/ |
| D | v8globals.h | 436 CMOV = 15, // x86 enumerator
|
| D | platform-macos.cc | 286 return (one << SSE2) | (one << CMOV) | (one << RDTSC) | (one << CPUID); in CpuFeaturesImpliedByPlatform()
|
| /external/v8/test/cctest/ |
| D | test-disasm-x64.cc | 374 if (CpuFeatures::IsSupported(CMOV)) { in TEST()
375 CpuFeatures::Scope use_cmov(CMOV); in TEST()
|
| D | test-disasm-ia32.cc | 393 if (CpuFeatures::IsSupported(CMOV)) { in TEST()
394 CpuFeatures::Scope use_cmov(CMOV); in TEST()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 61 CMOV, // ARM conditional move instructions. enumerator
|
| D | ARMISelLowering.cpp | 900 case ARMISD::CMOV: return "ARMISD::CMOV"; in getTargetNodeName()
2838 if (Cond.getOpcode() == ARMISD::CMOV && Cond.hasOneUse()) { in LowerSELECT()
2864 return DAG.getNode(ARMISD::CMOV, dl, VT, True, False, ARMcc, CCR, Cmp); in LowerSELECT()
2892 return DAG.getNode(ARMISD::CMOV, dl, VT, FalseVal, TrueVal, ARMcc, CCR,Cmp); in LowerSELECT_CC()
2901 SDValue Result = DAG.getNode(ARMISD::CMOV, dl, VT, FalseVal, TrueVal, in LowerSELECT_CC()
2907 Result = DAG.getNode(ARMISD::CMOV, dl, VT, in LowerSELECT_CC()
3411 SDValue Lo = DAG.getNode(ARMISD::CMOV, dl, VT, FalseVal, TrueVal, ARMcc, in LowerShiftRightParts()
3445 SDValue Hi = DAG.getNode(ARMISD::CMOV, dl, VT, FalseVal, Tmp3, ARMcc, in LowerShiftLeftParts()
6973 if (N.getOpcode() != ARMISD::CMOV || !N.getNode()->hasOneUse()) in isCMOVWithZeroOrAllOnesLHS()
8378 Res = DAG.getNode(ARMISD::CMOV, dl, VT, LHS, TrueVal, ARMcc, in PerformCMOVCombine()
[all …]
|
| D | ARMISelDAGToDAG.cpp | 2814 case ARMISD::CMOV: in Select()
|
| D | ARMInstrInfo.td | 107 def ARMcmov : SDNode<"ARMISD::CMOV", SDT_ARMCMov,
|
| /external/v8/src/x64/ |
| D | assembler-x64.h | 458 if (f == CMOV && !FLAG_enable_cmov) return false; in IsSupported()
518 static const uint64_t kDefaultCpuFeatures = (1 << SSE2 | 1 << CMOV);
|
| D | assembler-x64.cc | 147 ASSERT(IsSupported(CMOV)); in Probe()
|
| /external/v8/src/ia32/ |
| D | assembler-ia32.h | 465 if (f == CMOV && !FLAG_enable_cmov) return false; in IsSupported()
|
| D | stub-cache-ia32.cc | 3207 if (CpuFeatures::IsSupported(CMOV)) { in CompileConstructStub()
3208 CpuFeatures::Scope use_cmov(CMOV); in CompileConstructStub()
|
| D | assembler-ia32.cc | 708 ASSERT(CpuFeatures::IsEnabled(CMOV)); in cmov()
|
| D | macro-assembler-ia32.cc | 582 if (CpuFeatures::IsSupported(CMOV)) { in FCmp()
|
| D | code-stubs-ia32.cc | 4406 CpuFeatures::Scope use_cmov(CMOV); in Generate()
6552 if (CpuFeatures::IsSupported(SSE2) && CpuFeatures::IsSupported(CMOV)) { in GenerateHeapNumbers()
6554 CpuFeatures::Scope scope2(CMOV); in GenerateHeapNumbers()
|
| /external/regex-re2/benchlog/ |
| D | benchlog.mini | 70 machdep.cpu.features: FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT PSE36 CLFS…
|
| D | benchlog.wreck | 90 machdep.cpu.features: FPU VME DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT PSE36 CLFSH…
|