Searched refs:SETONE (Results 1 – 18 of 18) sorted by relevance
| /external/llvm/lib/CodeGen/ |
| D | Analysis.cpp | 160 case FCmpInst::FCMP_ONE: return ISD::SETONE; in getFCmpCondCode()
177 case ISD::SETONE: case ISD::SETUNE: return ISD::SETNE; in getFCmpCodeWithoutNaN()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 719 SETONE, // 0 1 1 0 True if ordered and operands are unequal enumerator
|
| /external/llvm/lib/Target/CellSPU/ |
| D | README.txt | 72 SETONE unimplemented
|
| D | SPUISelLowering.cpp | 2602 case ISD::SETONE: in LowerSETCC()
|
| /external/llvm/lib/Target/MBlaze/ |
| D | MBlazeInstrFPU.td | 149 def : Pat<(setcc (f32 GPR:$L), (f32 GPR:$R), SETONE),
153 def : Pat<(setcc (f32 GPR:$L), (f32 GPR:$R), SETONE),
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 546 case ISD::SETONE: in getPredicateForSetCC()
599 case ISD::SETONE: in getCRIdxForSetCC()
|
| D | PPCISelLowering.cpp | 271 setCondCodeAction(ISD::SETONE, MVT::f32, Expand); in PPCTargetLowering()
272 setCondCodeAction(ISD::SETONE, MVT::f64, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 289 case ISD::SETONE: return "setone"; in getOperationName()
|
| D | TargetLowering.cpp | 2392 if (Cond == ISD::SETONE && in SimplifySetCC()
2405 if (Cond == ISD::SETONE && in SimplifySetCC()
|
| D | LegalizeFloatTypes.cpp | 656 case ISD::SETONE: in SoftenSetCCOperands()
|
| D | SelectionDAG.cpp | 1527 case ISD::SETONE: in FoldSetCC()
1572 case ISD::SETONE: return getConstant(R==APFloat::cmpGreaterThan || in FoldSetCC()
|
| D | LegalizeDAG.cpp | 1578 case ISD::SETONE: CC1 = ISD::SETNE; CC2 = ISD::SETO; Opc = ISD::AND; break; in LegalizeSetCCCondCode()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 495 def SETONE : CondCode; def SETO : CondCode; def SETUO : CondCode;
827 (setcc node:$lhs, node:$rhs, SETONE)>;
|
| /external/llvm/lib/Target/PTX/ |
| D | PTXInstrInfo.td | 587 defm SETPNEf32 : PTX_SETP_FP<RegF32, "f32", f32imm, SETUNE, SETONE, "ne">;
596 defm SETPNEf64 : PTX_SETP_FP<RegF64, "f64", f64imm, SETUNE, SETONE, "ne">;
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 683 case ISD::SETONE: return SPCC::FCC_LG; in FPCondCCodeToFCC()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 528 case ISD::SETONE: return Mips::FCOND_ONE; in FPCondCCodeToFCC()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 1114 case ISD::SETONE: CondCode = ARMCC::MI; CondCode2 = ARMCC::GT; break; in FPCCToARMCC()
3588 case ISD::SETONE: in LowerVSETCC()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 3121 case ISD::SETONE: in TranslateX86CC()
8441 } else if (SetCCOpcode == ISD::SETONE) { in LowerVSETCC()
|