• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /*
2  * Broadcom device-specific manifest constants.
3  *
4  * Copyright (C) 1999-2012, Broadcom Corporation
5  *
6  * Permission to use, copy, modify, and/or distribute this software for any
7  * purpose with or without fee is hereby granted, provided that the above
8  * copyright notice and this permission notice appear in all copies.
9  *
10  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
11  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
12  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
13  * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
14  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
15  * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
16  * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17  *
18  * $Id: bcmdevs.h 329854 2012-04-27 01:42:28Z $
19  */
20 
21 
22 #ifndef	_BCMDEVS_H
23 #define	_BCMDEVS_H
24 
25 
26 #define	VENDOR_EPIGRAM		0xfeda
27 #define	VENDOR_BROADCOM		0x14e4
28 #define	VENDOR_3COM		0x10b7
29 #define	VENDOR_NETGEAR		0x1385
30 #define	VENDOR_DIAMOND		0x1092
31 #define	VENDOR_INTEL		0x8086
32 #define	VENDOR_DELL		0x1028
33 #define	VENDOR_HP		0x103c
34 #define	VENDOR_HP_COMPAQ	0x0e11
35 #define	VENDOR_APPLE		0x106b
36 #define VENDOR_SI_IMAGE		0x1095
37 #define VENDOR_BUFFALO		0x1154
38 #define VENDOR_TI		0x104c
39 #define VENDOR_RICOH		0x1180
40 #define VENDOR_JMICRON		0x197b
41 
42 
43 
44 #define	VENDOR_BROADCOM_PCMCIA	0x02d0
45 
46 
47 #define	VENDOR_BROADCOM_SDIO	0x00BF
48 
49 
50 #define BCM_DNGL_VID		0x0a5c
51 #define BCM_DNGL_BL_PID_4328	0xbd12
52 #define BCM_DNGL_BL_PID_4322	0xbd13
53 #define BCM_DNGL_BL_PID_4319    0xbd16
54 #define BCM_DNGL_BL_PID_43236   0xbd17
55 #define BCM_DNGL_BL_PID_4332	0xbd18
56 #define BCM_DNGL_BL_PID_4330	0xbd19
57 #define BCM_DNGL_BL_PID_4334	0xbd1a
58 #define BCM_DNGL_BL_PID_43239   0xbd1b
59 #define BCM_DNGL_BL_PID_4324	0xbd1c
60 #define BCM_DNGL_BL_PID_4360	0xbd1d
61 
62 #define BCM_DNGL_BDC_PID	0x0bdc
63 #define BCM_DNGL_JTAG_PID	0x4a44
64 
65 #define BCM_HWUSB_PID_43239     43239
66 
67 
68 #define	BCM4210_DEVICE_ID	0x1072
69 #define	BCM4230_DEVICE_ID	0x1086
70 #define	BCM4401_ENET_ID		0x170c
71 #define	BCM3352_DEVICE_ID	0x3352
72 #define	BCM3360_DEVICE_ID	0x3360
73 #define	BCM4211_DEVICE_ID	0x4211
74 #define	BCM4231_DEVICE_ID	0x4231
75 #define	BCM4303_D11B_ID		0x4303
76 #define	BCM4311_D11G_ID		0x4311
77 #define	BCM4311_D11DUAL_ID	0x4312
78 #define	BCM4311_D11A_ID		0x4313
79 #define	BCM4328_D11DUAL_ID	0x4314
80 #define	BCM4328_D11G_ID		0x4315
81 #define	BCM4328_D11A_ID		0x4316
82 #define	BCM4318_D11G_ID		0x4318
83 #define	BCM4318_D11DUAL_ID	0x4319
84 #define	BCM4318_D11A_ID		0x431a
85 #define	BCM4325_D11DUAL_ID	0x431b
86 #define	BCM4325_D11G_ID		0x431c
87 #define	BCM4325_D11A_ID		0x431d
88 #define	BCM4306_D11G_ID		0x4320
89 #define	BCM4306_D11A_ID		0x4321
90 #define	BCM4306_UART_ID		0x4322
91 #define	BCM4306_V90_ID		0x4323
92 #define	BCM4306_D11DUAL_ID	0x4324
93 #define	BCM4306_D11G_ID2	0x4325
94 #define	BCM4321_D11N_ID		0x4328
95 #define	BCM4321_D11N2G_ID	0x4329
96 #define	BCM4321_D11N5G_ID	0x432a
97 #define BCM4322_D11N_ID		0x432b
98 #define BCM4322_D11N2G_ID	0x432c
99 #define BCM4322_D11N5G_ID	0x432d
100 #define BCM4329_D11N_ID		0x432e
101 #define BCM4329_D11N2G_ID	0x432f
102 #define BCM4329_D11N5G_ID	0x4330
103 #define	BCM4315_D11DUAL_ID	0x4334
104 #define	BCM4315_D11G_ID		0x4335
105 #define	BCM4315_D11A_ID		0x4336
106 #define BCM4319_D11N_ID		0x4337
107 #define BCM4319_D11N2G_ID	0x4338
108 #define BCM4319_D11N5G_ID	0x4339
109 #define BCM43231_D11N2G_ID	0x4340
110 #define BCM43221_D11N2G_ID	0x4341
111 #define BCM43222_D11N_ID	0x4350
112 #define BCM43222_D11N2G_ID	0x4351
113 #define BCM43222_D11N5G_ID	0x4352
114 #define BCM43224_D11N_ID	0x4353
115 #define BCM43224_D11N_ID_VEN1	0x0576
116 #define BCM43226_D11N_ID	0x4354
117 #define BCM43236_D11N_ID	0x4346
118 #define BCM43236_D11N2G_ID	0x4347
119 #define BCM43236_D11N5G_ID	0x4348
120 #define BCM43225_D11N2G_ID	0x4357
121 #define BCM43421_D11N_ID	0xA99D
122 #define BCM4313_D11N2G_ID	0x4727
123 #define BCM4330_D11N_ID         0x4360
124 #define BCM4330_D11N2G_ID       0x4361
125 #define BCM4330_D11N5G_ID       0x4362
126 #define BCM4336_D11N_ID		0x4343
127 #define BCM6362_D11N_ID		0x435f
128 #define BCM4331_D11N_ID		0x4331
129 #define BCM4331_D11N2G_ID	0x4332
130 #define BCM4331_D11N5G_ID	0x4333
131 #define BCM43237_D11N_ID	0x4355
132 #define BCM43237_D11N5G_ID	0x4356
133 #define BCM43227_D11N2G_ID	0x4358
134 #define BCM43228_D11N_ID		0x4359
135 #define BCM43228_D11N5G_ID	0x435a
136 #define BCM43362_D11N_ID	0x4363
137 #define BCM43239_D11N_ID	0x4370
138 #define BCM4324_D11N_ID		0x4374
139 #define BCM43217_D11N2G_ID	0x43a9
140 #define BCM43131_D11N2G_ID	0x43aa
141 #define BCM4314_D11N2G_ID	0x4364
142 #define BCM43142_D11N2G_ID	0x4365
143 #define BCM4334_D11N_ID		0x4380
144 #define BCM4334_D11N2G_ID	0x4381
145 #define BCM4334_D11N5G_ID	0x4382
146 #define BCM43341_D11N_ID	0x4386
147 #define BCM43341_D11N2G_ID	0x4387
148 #define BCM43341_D11N5G_ID	0x4388
149 #define BCM4360_D11AC_ID	0x43a0
150 #define BCM4360_D11AC2G_ID	0x43a1
151 #define BCM4360_D11AC5G_ID	0x43a2
152 
153 
154 #define BCM943228HMB_SSID_VEN1	0x0607
155 #define BCM94313HMGBL_SSID_VEN1	0x0608
156 #define BCM94313HMG_SSID_VEN1	0x0609
157 
158 
159 #define BCM4335_D11AC_ID	0x43ae
160 #define BCM4335_D11AC2G_ID	0x43af
161 #define BCM4335_D11AC5G_ID	0x43b0
162 #define BCM4352_D11AC_ID	0x43b1
163 #define BCM4352_D11AC2G_ID	0x43b2
164 #define BCM4352_D11AC5G_ID	0x43b3
165 
166 #define	BCMGPRS_UART_ID		0x4333
167 #define	BCMGPRS2_UART_ID	0x4344
168 #define FPGA_JTAGM_ID		0x43f0
169 #define BCM_JTAGM_ID		0x43f1
170 #define SDIOH_FPGA_ID		0x43f2
171 #define BCM_SDIOH_ID		0x43f3
172 #define SDIOD_FPGA_ID		0x43f4
173 #define SPIH_FPGA_ID		0x43f5
174 #define BCM_SPIH_ID		0x43f6
175 #define MIMO_FPGA_ID		0x43f8
176 #define BCM_JTAGM2_ID		0x43f9
177 #define SDHCI_FPGA_ID		0x43fa
178 #define	BCM4402_ENET_ID		0x4402
179 #define	BCM4402_V90_ID		0x4403
180 #define	BCM4410_DEVICE_ID	0x4410
181 #define	BCM4412_DEVICE_ID	0x4412
182 #define	BCM4430_DEVICE_ID	0x4430
183 #define	BCM4432_DEVICE_ID	0x4432
184 #define	BCM4704_ENET_ID		0x4706
185 #define	BCM4710_DEVICE_ID	0x4710
186 #define	BCM47XX_AUDIO_ID	0x4711
187 #define	BCM47XX_V90_ID		0x4712
188 #define	BCM47XX_ENET_ID		0x4713
189 #define	BCM47XX_EXT_ID		0x4714
190 #define	BCM47XX_GMAC_ID		0x4715
191 #define	BCM47XX_USBH_ID		0x4716
192 #define	BCM47XX_USBD_ID		0x4717
193 #define	BCM47XX_IPSEC_ID	0x4718
194 #define	BCM47XX_ROBO_ID		0x4719
195 #define	BCM47XX_USB20H_ID	0x471a
196 #define	BCM47XX_USB20D_ID	0x471b
197 #define	BCM47XX_ATA100_ID	0x471d
198 #define	BCM47XX_SATAXOR_ID	0x471e
199 #define	BCM47XX_GIGETH_ID	0x471f
200 #define	BCM4712_MIPS_ID		0x4720
201 #define	BCM4716_DEVICE_ID	0x4722
202 #define BCM47XX_SMBUS_EMU_ID	0x47fe
203 #define	BCM47XX_XOR_EMU_ID	0x47ff
204 #define	EPI41210_DEVICE_ID	0xa0fa
205 #define	EPI41230_DEVICE_ID	0xa10e
206 #define JINVANI_SDIOH_ID	0x4743
207 #define BCM27XX_SDIOH_ID	0x2702
208 #define PCIXX21_FLASHMEDIA_ID	0x803b
209 #define PCIXX21_SDIOH_ID	0x803c
210 #define R5C822_SDIOH_ID		0x0822
211 #define JMICRON_SDIOH_ID	0x2381
212 
213 
214 #define	BCM4306_CHIP_ID		0x4306
215 #define	BCM4311_CHIP_ID		0x4311
216 #define	BCM43111_CHIP_ID	43111
217 #define	BCM43112_CHIP_ID	43112
218 #define	BCM4312_CHIP_ID		0x4312
219 #define BCM4313_CHIP_ID		0x4313
220 #define	BCM43131_CHIP_ID	43131
221 #define	BCM4315_CHIP_ID		0x4315
222 #define	BCM4318_CHIP_ID		0x4318
223 #define	BCM4319_CHIP_ID		0x4319
224 #define	BCM4320_CHIP_ID		0x4320
225 #define	BCM4321_CHIP_ID		0x4321
226 #define	BCM43217_CHIP_ID	43217
227 #define	BCM4322_CHIP_ID		0x4322
228 #define	BCM43221_CHIP_ID	43221
229 #define	BCM43222_CHIP_ID	43222
230 #define	BCM43224_CHIP_ID	43224
231 #define	BCM43225_CHIP_ID	43225
232 #define	BCM43227_CHIP_ID	43227
233 #define	BCM43228_CHIP_ID	43228
234 #define	BCM43226_CHIP_ID	43226
235 #define	BCM43231_CHIP_ID	43231
236 #define	BCM43234_CHIP_ID	43234
237 #define	BCM43235_CHIP_ID	43235
238 #define	BCM43236_CHIP_ID	43236
239 #define	BCM43237_CHIP_ID	43237
240 #define	BCM43238_CHIP_ID	43238
241 #define	BCM43239_CHIP_ID	43239
242 #define	BCM43420_CHIP_ID	43420
243 #define	BCM43421_CHIP_ID	43421
244 #define	BCM43428_CHIP_ID	43428
245 #define	BCM43431_CHIP_ID	43431
246 #define	BCM43460_CHIP_ID	43460
247 #define	BCM4325_CHIP_ID		0x4325
248 #define	BCM4328_CHIP_ID		0x4328
249 #define	BCM4329_CHIP_ID		0x4329
250 #define	BCM4331_CHIP_ID		0x4331
251 #define BCM4336_CHIP_ID		0x4336
252 #define BCM43362_CHIP_ID	43362
253 #define BCM4330_CHIP_ID		0x4330
254 #define BCM6362_CHIP_ID		0x6362
255 #define BCM4314_CHIP_ID		0x4314
256 #define BCM43142_CHIP_ID	43142
257 #define	BCM4324_CHIP_ID		0x4324
258 #define	BCM43242_CHIP_ID	43242
259 #define BCM4334_CHIP_ID		0x4334
260 #define BCM4360_CHIP_ID		0x4360
261 #define BCM4352_CHIP_ID		0x4352
262 #define BCM43526_CHIP_ID	0xAA06
263 #define BCM43341_CHIP_ID	43341
264 #define BCM43342_CHIP_ID	43342
265 
266 #define BCM4335_CHIP_ID         0x4335
267 
268 #define	BCM4342_CHIP_ID		4342
269 #define	BCM4402_CHIP_ID		0x4402
270 #define	BCM4704_CHIP_ID		0x4704
271 #define	BCM4706_CHIP_ID		0x5300
272 #define	BCM4710_CHIP_ID		0x4710
273 #define	BCM4712_CHIP_ID		0x4712
274 #define	BCM4716_CHIP_ID		0x4716
275 #define	BCM47162_CHIP_ID	47162
276 #define	BCM4748_CHIP_ID		0x4748
277 #define	BCM4749_CHIP_ID		0x4749
278 #define BCM4785_CHIP_ID		0x4785
279 #define	BCM5350_CHIP_ID		0x5350
280 #define	BCM5352_CHIP_ID		0x5352
281 #define	BCM5354_CHIP_ID		0x5354
282 #define BCM5365_CHIP_ID		0x5365
283 #define	BCM5356_CHIP_ID		0x5356
284 #define	BCM5357_CHIP_ID		0x5357
285 #define	BCM53572_CHIP_ID	53572
286 
287 
288 #define	BCM4303_PKG_ID		2
289 #define	BCM4309_PKG_ID		1
290 #define	BCM4712LARGE_PKG_ID	0
291 #define	BCM4712SMALL_PKG_ID	1
292 #define	BCM4712MID_PKG_ID	2
293 #define BCM4328USBD11G_PKG_ID	2
294 #define BCM4328USBDUAL_PKG_ID	3
295 #define BCM4328SDIOD11G_PKG_ID	4
296 #define BCM4328SDIODUAL_PKG_ID	5
297 #define BCM4329_289PIN_PKG_ID	0
298 #define BCM4329_182PIN_PKG_ID	1
299 #define BCM5354E_PKG_ID		1
300 #define	BCM4716_PKG_ID		8
301 #define	BCM4717_PKG_ID		9
302 #define	BCM4718_PKG_ID		10
303 #define BCM5356_PKG_NONMODE	1
304 #define BCM5358U_PKG_ID		8
305 #define BCM5358_PKG_ID		9
306 #define BCM47186_PKG_ID		10
307 #define BCM5357_PKG_ID		11
308 #define BCM5356U_PKG_ID		12
309 #define BCM53572_PKG_ID		8
310 #define BCM5357C0_PKG_ID	8
311 #define BCM47188_PKG_ID		9
312 #define BCM5358C0_PKG_ID	0xa
313 #define BCM5356C0_PKG_ID	0xb
314 #define BCM4331TT_PKG_ID        8
315 #define BCM4331TN_PKG_ID        9
316 #define BCM4331TNA0_PKG_ID     0xb
317 #define	BCM4706L_PKG_ID		1
318 
319 #define HDLSIM5350_PKG_ID	1
320 #define HDLSIM_PKG_ID		14
321 #define HWSIM_PKG_ID		15
322 #define BCM43224_FAB_CSM	0x8
323 #define BCM43224_FAB_SMIC	0xa
324 #define BCM4336_WLBGA_PKG_ID	0x8
325 #define BCM4330_WLBGA_PKG_ID	0x0
326 #define BCM4314PCIE_ARM_PKG_ID		(8 | 0)
327 #define BCM4314SDIO_PKG_ID		(8 | 1)
328 #define BCM4314PCIE_PKG_ID		(8 | 2)
329 #define BCM4314SDIO_ARM_PKG_ID		(8 | 3)
330 #define BCM4314SDIO_FPBGA_PKG_ID	(8 | 4)
331 #define BCM4314DEV_PKG_ID		(8 | 6)
332 
333 #define PCIXX21_FLASHMEDIA0_ID	0x8033
334 #define PCIXX21_SDIOH0_ID	0x8034
335 
336 
337 #define	BFL_BTC2WIRE		0x00000001
338 #define BFL_BTCOEX      0x00000001
339 #define	BFL_PACTRL		0x00000002
340 #define BFL_AIRLINEMODE	0x00000004
341 #define	BFL_ADCDIV		0x00000008
342 #define	BFL_RFPLL	        0x00000008
343 #define	BFL_ENETROBO		0x00000010
344 #define	BFL_NOPLLDOWN		0x00000020
345 #define	BFL_CCKHIPWR		0x00000040
346 #define	BFL_ENETADM		0x00000080
347 #define	BFL_ENETVLAN		0x00000100
348 #define	BFL_UNUSED		0x00000200
349 #define BFL_NOPCI		0x00000400
350 #define BFL_FEM			0x00000800
351 #define BFL_EXTLNA		0x00001000
352 #define BFL_HGPA		0x00002000
353 #define	BFL_BTC2WIRE_ALTGPIO	0x00004000
354 #define	BFL_ALTIQ		0x00008000
355 #define BFL_NOPA		0x00010000
356 #define BFL_RSSIINV		0x00020000
357 #define BFL_PAREF		0x00040000
358 #define BFL_3TSWITCH		0x00080000
359 #define BFL_PHASESHIFT		0x00100000
360 #define BFL_BUCKBOOST		0x00200000
361 #define BFL_FEM_BT		0x00400000
362 #define BFL_NOCBUCK		0x00800000
363 #define BFL_CCKFAVOREVM		0x01000000
364 #define BFL_PALDO		0x02000000
365 #define BFL_LNLDO2_2P5		0x04000000
366 #define BFL_FASTPWR		0x08000000
367 #define BFL_UCPWRCTL_MININDX	0x08000000
368 #define BFL_EXTLNA_5GHz		0x10000000
369 #define BFL_TRSW_1by2		0x20000000
370 #define BFL_LO_TRSW_R_5GHz	0x40000000
371 #define BFL_ELNA_GAINDEF	0x80000000
372 #define BFL_EXTLNA_TX	0x20000000
373 
374 
375 #define BFL2_RXBB_INT_REG_DIS	0x00000001
376 #define BFL2_APLL_WAR		0x00000002
377 #define BFL2_TXPWRCTRL_EN	0x00000004
378 #define BFL2_2X4_DIV		0x00000008
379 #define BFL2_5G_PWRGAIN		0x00000010
380 #define BFL2_PCIEWAR_OVR	0x00000020
381 #define BFL2_CAESERS_BRD	0x00000040
382 #define BFL2_BTC3WIRE		0x00000080
383 #define BFL2_BTCLEGACY          0x00000080
384 #define BFL2_SKWRKFEM_BRD	0x00000100
385 #define BFL2_SPUR_WAR		0x00000200
386 #define BFL2_GPLL_WAR		0x00000400
387 #define BFL2_TRISTATE_LED	0x00000800
388 #define BFL2_SINGLEANT_CCK	0x00001000
389 #define BFL2_2G_SPUR_WAR	0x00002000
390 #define BFL2_BPHY_ALL_TXCORES	0x00004000
391 #define BFL2_FCC_BANDEDGE_WAR	0x00008000
392 #define BFL2_GPLL_WAR2	        0x00010000
393 #define BFL2_IPALVLSHIFT_3P3    0x00020000
394 #define BFL2_INTERNDET_TXIQCAL  0x00040000
395 #define BFL2_XTALBUFOUTEN       0x00080000
396 
397 
398 
399 #define BFL2_ANAPACTRL_2G	0x00100000
400 #define BFL2_ANAPACTRL_5G	0x00200000
401 #define BFL2_ELNACTRL_TRSW_2G	0x00400000
402 #define BFL2_BT_SHARE_ANT0	0x00800000
403 #define BFL2_TEMPSENSE_HIGHER	0x01000000
404 #define BFL2_BTC3WIREONLY       0x02000000
405 #define BFL2_PWR_NOMINAL	0x04000000
406 #define BFL2_EXTLNA_PWRSAVE	0x08000000
407 
408 #define BFL2_4313_RADIOREG	0x10000000
409 
410 #define BFL2_SDR_EN		0x20000000
411 
412 
413 #define	BOARD_GPIO_BTC3W_IN	0x850
414 #define	BOARD_GPIO_BTC3W_OUT	0x020
415 #define	BOARD_GPIO_BTCMOD_IN	0x010
416 #define	BOARD_GPIO_BTCMOD_OUT	0x020
417 #define	BOARD_GPIO_BTC_IN	0x080
418 #define	BOARD_GPIO_BTC_OUT	0x100
419 #define	BOARD_GPIO_PACTRL	0x200
420 #define BOARD_GPIO_12		0x1000
421 #define BOARD_GPIO_13		0x2000
422 #define BOARD_GPIO_BTC4_IN	0x0800
423 #define BOARD_GPIO_BTC4_BT	0x2000
424 #define BOARD_GPIO_BTC4_STAT	0x4000
425 #define BOARD_GPIO_BTC4_WLAN	0x8000
426 #define	BOARD_GPIO_1_WLAN_PWR	0x02
427 #define	BOARD_GPIO_3_WLAN_PWR	0x08
428 #define	BOARD_GPIO_4_WLAN_PWR	0x10
429 
430 #define GPIO_BTC4W_OUT_4312  0x010
431 #define GPIO_BTC4W_OUT_43224  0x020
432 #define GPIO_BTC4W_OUT_43224_SHARED  0x0e0
433 #define GPIO_BTC4W_OUT_43225  0x0e0
434 #define GPIO_BTC4W_OUT_43421  0x020
435 #define GPIO_BTC4W_OUT_4313  0x060
436 #define GPIO_BTC4W_OUT_4331_SHARED  0x010
437 
438 #define	PCI_CFG_GPIO_SCS	0x10
439 #define PCI_CFG_GPIO_HWRAD	0x20
440 #define PCI_CFG_GPIO_XTAL	0x40
441 #define PCI_CFG_GPIO_PLL	0x80
442 
443 
444 #define PLL_DELAY		150
445 #define FREF_DELAY		200
446 #define MIN_SLOW_CLK		32
447 #define	XTAL_ON_DELAY		1000
448 
449 
450 
451 #define BCM943341WLABGS_SSID	0x062d
452 
453 
454 #define GPIO_NUMPINS		32
455 
456 
457 #define RDL_RAM_BASE_4319 0x60000000
458 #define RDL_RAM_BASE_4329 0x60000000
459 #define RDL_RAM_SIZE_4319 0x48000
460 #define RDL_RAM_SIZE_4329  0x48000
461 #define RDL_RAM_SIZE_43236 0x70000
462 #define RDL_RAM_BASE_43236 0x60000000
463 #define RDL_RAM_SIZE_4328 0x60000
464 #define RDL_RAM_BASE_4328 0x80000000
465 #define RDL_RAM_SIZE_4322 0x60000
466 #define RDL_RAM_BASE_4322 0x60000000
467 
468 
469 #define MUXENAB_UART		0x00000001
470 #define MUXENAB_GPIO		0x00000002
471 #define MUXENAB_ERCX		0x00000004
472 #define MUXENAB_JTAG		0x00000008
473 #define MUXENAB_HOST_WAKE	0x00000010
474 #define MUXENAB_I2S_EN		0x00000020
475 #define MUXENAB_I2S_MASTER	0x00000040
476 #define MUXENAB_I2S_FULL	0x00000080
477 #define MUXENAB_SFLASH		0x00000100
478 #define MUXENAB_RFSWCTRL0	0x00000200
479 #define MUXENAB_RFSWCTRL1	0x00000400
480 #define MUXENAB_RFSWCTRL2	0x00000800
481 #define MUXENAB_SECI		0x00001000
482 #define MUXENAB_BT_LEGACY	0x00002000
483 #define MUXENAB_HOST_WAKE1	0x00004000
484 
485 
486 #define FLASH_KERNEL_NFLASH	0x00000001
487 #define FLASH_BOOT_NFLASH	0x00000002
488 
489 #endif
490