| /external/llvm/lib/Target/Mips/ |
| D | Mips16FrameLowering.h | 22 explicit Mips16FrameLowering(const MipsSubtarget &STI) in Mips16FrameLowering()
|
| D | MipsSEFrameLowering.h | 23 explicit MipsSEFrameLowering(const MipsSubtarget &STI) in MipsSEFrameLowering()
|
| D | MipsSEInstrInfo.cpp | 259 const MipsSubtarget &STI = TM.getSubtarget<MipsSubtarget>(); in adjustStackPtr() local
279 const MipsSubtarget &STI = TM.getSubtarget<MipsSubtarget>(); in loadImmediate() local
368 const MipsSubtarget &STI = TM.getSubtarget<MipsSubtarget>(); in ExpandEhReturn() local
|
| /external/llvm/lib/Target/MBlaze/Disassembler/ |
| D | MBlazeDisassembler.h | 31 MBlazeDisassembler(const MCSubtargetInfo &STI) : in MBlazeDisassembler()
|
| /external/llvm/lib/CodeGen/ |
| D | LLVMTargetMachine.cpp | 164 const MCSubtargetInfo &STI = getSubtarget<MCSubtargetInfo>(); in addPassesToEmitFile() local
178 const MCSubtargetInfo &STI = getSubtarget<MCSubtargetInfo>(); in addPassesToEmitFile() local
271 const MCSubtargetInfo &STI = getSubtarget<MCSubtargetInfo>(); in addPassesToEmitMC() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86FrameLowering.h | 27 const X86Subtarget &STI; variable
|
| /external/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 36 MipsDisassemblerBase(const MCSubtargetInfo &STI, const MCRegisterInfo *Info, in MipsDisassemblerBase()
55 MipsDisassembler(const MCSubtargetInfo &STI, const MCRegisterInfo *Info, in MipsDisassembler()
74 Mips64Disassembler(const MCSubtargetInfo &STI, const MCRegisterInfo *Info, in Mips64Disassembler()
198 const MCSubtargetInfo &STI) { in createMipsDisassembler()
204 const MCSubtargetInfo &STI) { in createMipselDisassembler()
210 const MCSubtargetInfo &STI) { in createMips64Disassembler()
216 const MCSubtargetInfo &STI) { in createMips64elDisassembler()
|
| /external/llvm/lib/Target/R600/MCTargetDesc/ |
| D | AMDGPUMCTargetDesc.cpp | 70 const MCSubtargetInfo &STI) { in createAMDGPUMCInstPrinter()
76 const MCSubtargetInfo &STI, in createAMDGPUMCCodeEmitter()
|
| D | SIMCCodeEmitter.cpp | 42 const MCSubtargetInfo &STI; member in __anon8c7c958b0111::SIMCCodeEmitter
71 const MCSubtargetInfo &STI, in createSIMCCodeEmitter()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMHazardRecognizer.h | 33 const ARMSubtarget &STI; variable
|
| D | ARMBaseRegisterInfo.h | 78 const ARMSubtarget &STI; variable
|
| D | ARMInstrInfo.cpp | 31 ARMInstrInfo::ARMInstrInfo(const ARMSubtarget &STI) in ARMInstrInfo()
|
| D | Thumb1InstrInfo.cpp | 24 Thumb1InstrInfo::Thumb1InstrInfo(const ARMSubtarget &STI) in Thumb1InstrInfo()
|
| /external/llvm/include/llvm/MC/ |
| D | MCDisassembler.h | 56 MCDisassembler(const MCSubtargetInfo &STI) : GetOpInfo(0), SymbolLookUp(0), in MCDisassembler()
|
| /external/llvm/lib/MC/MCDisassembler/ |
| D | Disassembler.cpp | 61 const MCSubtargetInfo *STI = TheTarget->createMCSubtargetInfo(Triple, CPU, in LLVMCreateDisasmCPU() local
212 const MCSubtargetInfo *STI = DC->getSubtargetInfo(); in LLVMSetDisasmOptions() local
|
| /external/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| D | PPCMCCodeEmitter.cpp | 35 const MCSubtargetInfo &STI; member in __anon517ab50a0111::PPCMCCodeEmitter
108 const MCSubtargetInfo &STI, in createPPCMCCodeEmitter()
|
| /external/llvm/lib/Target/MSP430/MCTargetDesc/ |
| D | MSP430MCTargetDesc.cpp | 66 const MCSubtargetInfo &STI) { in createMSP430MCInstPrinter()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsMCCodeEmitter.cpp | 96 const MCSubtargetInfo &STI, in createMipsMCCodeEmitterEB()
104 const MCSubtargetInfo &STI, in createMipsMCCodeEmitterEL()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | TargetSchedule.h | 37 const TargetSubtargetInfo *STI; variable
|
| /external/llvm/lib/Target/XCore/MCTargetDesc/ |
| D | XCoreMCTargetDesc.cpp | 78 const MCSubtargetInfo &STI) { in createXCoreMCInstPrinter()
|
| /external/llvm/lib/Target/X86/Disassembler/ |
| D | X86Disassembler.cpp | 75 X86GenericDisassembler::X86GenericDisassembler(const MCSubtargetInfo &STI, in X86GenericDisassembler()
797 const MCSubtargetInfo &STI) { in createX86_32Disassembler()
803 const MCSubtargetInfo &STI) { in createX86_64Disassembler()
|
| /external/llvm/tools/llvm-mc/ |
| D | llvm-mc.cpp | 325 MCAsmInfo &MAI, MCSubtargetInfo &STI) { in AssembleInput()
428 STI(TheTarget->createMCSubtargetInfo(TripleName, MCPU, FeaturesStr)); in main() local
|
| D | Disassembler.cpp | 141 MCSubtargetInfo &STI, in disassemble()
|
| /external/llvm/lib/Target/MBlaze/MCTargetDesc/ |
| D | MBlazeMCTargetDesc.cpp | 100 const MCSubtargetInfo &STI) { in createMBlazeMCInstPrinter()
|
| /external/llvm/include/llvm/Support/ |
| D | TargetRegistry.h | 356 MCTargetAsmParser *createMCAsmParser(MCSubtargetInfo &STI, in createMCAsmParser()
371 MCDisassembler *createMCDisassembler(const MCSubtargetInfo &STI) const { in createMCDisassembler()
381 const MCSubtargetInfo &STI) const { in createMCInstPrinter()
391 const MCSubtargetInfo &STI, in createMCCodeEmitter()
|