Searched refs:CRn (Results 1 – 5 of 5) sorted by relevance
/external/llvm/lib/Target/AArch64/Utils/ |
D | AArch64BaseInfo.cpp | 502 uint32_t Op0 = 3, Op1 = 0, CRn = 0, CRm = 0, Op2 = 0; in fromString() local 505 Ops[2].getAsInteger(10, CRn); in fromString() 508 Bits = (Op0 << 14) | (Op1 << 11) | (CRn << 7) | (CRm << 3) | Op2; in fromString() 532 uint32_t CRn = (Bits >> 7) & 0xf; in toString() local 538 if (Op0 != 3 || (CRn != 11 && CRn != 15)) { in toString() 543 assert(Op0 == 3 && (CRn == 11 || CRn == 15) && "Invalid generic sysreg"); in toString() 546 return "s3_" + utostr(Op1) + "_c" + utostr(CRn) in toString()
|
/external/llvm/lib/Target/ARM/ |
D | ARMInstrThumb2.td | 3750 !strconcat(opc, "\t$cop, $opc1, $Rt, $CRn, $CRm, $opc2"), 3761 bits<4> CRn; 3768 let Inst{19-16} = CRn; 3796 (ins p_imm:$cop, imm0_7:$opc1, GPR:$Rt, c_imm:$CRn, 3798 [(int_arm_mcr imm:$cop, imm:$opc1, GPR:$Rt, imm:$CRn, 3800 def : t2InstAlias<"mcr $cop, $opc1, $Rt, $CRn, $CRm", 3801 (t2MCR p_imm:$cop, imm0_7:$opc1, GPR:$Rt, c_imm:$CRn, 3804 (outs), (ins p_imm:$cop, imm0_7:$opc1, GPR:$Rt, c_imm:$CRn, 3806 [(int_arm_mcr2 imm:$cop, imm:$opc1, GPR:$Rt, imm:$CRn, 3808 def : t2InstAlias<"mcr2 $cop, $opc1, $Rt, $CRn, $CRm", [all …]
|
D | ARMInstrInfo.td | 4322 c_imm:$CRd, c_imm:$CRn, c_imm:$CRm, imm0_7:$opc2), 4323 NoItinerary, "cdp", "\t$cop, $opc1, $CRd, $CRn, $CRm, $opc2", 4324 [(int_arm_cdp imm:$cop, imm:$opc1, imm:$CRd, imm:$CRn, 4327 bits<4> CRn; 4338 let Inst{19-16} = CRn; 4343 c_imm:$CRd, c_imm:$CRn, c_imm:$CRm, imm0_7:$opc2), 4344 NoItinerary, "cdp2\t$cop, $opc1, $CRd, $CRn, $CRm, $opc2", 4345 [(int_arm_cdp2 imm:$cop, imm:$opc1, imm:$CRd, imm:$CRn, 4349 bits<4> CRn; 4360 let Inst{19-16} = CRn; [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 4043 // * There are ~1000 generic names S3_<op1>_<CRn>_<CRm>_<Op2> which have an 4099 // When <CRn> is specified, an assembler should accept something like "C4", not 4126 let CRn = 0b0010; 4145 let CRn = crn; 4166 (ins uimm3:$Op1, CRx:$CRn, CRx:$CRm, 4168 "sys\t$Op1, $CRn, $CRm, $Op2, $Rt", 4175 def : InstAlias<"sys $Op1, $CRn, $CRm, $Op2", 4176 (SYSiccix uimm3:$Op1, CRx:$CRn, CRx:$CRm, uimm3:$Op2, XZR)>; 4187 let CRn = SysOp{10-7}; 4209 (ins uimm3:$Op1, CRx:$CRn, CRx:$CRm, uimm3:$Op2), [all …]
|
D | AArch64InstrFormats.td | 893 bits<4> CRn; 902 let Inst{15-12} = CRn;
|