Home
last modified time | relevance | path

Searched refs:NumOps (Results 1 – 25 of 53) sorted by relevance

123

/external/llvm/lib/Target/X86/
DX86CodeEmitter.cpp177 unsigned NumOps = Desc.getNumOperands(); in determineREX() local
178 if (NumOps) { in determineREX()
179 bool isTwoAddr = NumOps > 1 && in determineREX()
184 for (unsigned e = NumOps; i != e; ++i) { in determineREX()
202 for (unsigned e = NumOps; i != e; ++i) { in determineREX()
214 for (; i != NumOps; ++i) { in determineREX()
231 if (NumOps > e && X86InstrInfo::isX86_64ExtendedReg(MI.getOperand(e))) in determineREX()
248 for (unsigned e = NumOps; i != e; ++i) { in determineREX()
936 unsigned NumOps = Desc->getNumOperands(); in emitVEXOpcodePrefix() local
938 if (NumOps > 1 && Desc->getOperandConstraint(1, MCOI::TIED_TO) == 0) in emitVEXOpcodePrefix()
[all …]
DX86FloatingPoint.cpp985 unsigned NumOps = MI->getDesc().getNumOperands(); in handleOneArgFP() local
986 assert((NumOps == X86::AddrNumOperands + 1 || NumOps == 1) && in handleOneArgFP()
990 unsigned Reg = getFPReg(MI->getOperand(NumOps-1)); in handleOneArgFP()
1022 MI->RemoveOperand(NumOps-1); // Remove explicit ST(0) operand in handleOneArgFP()
1050 unsigned NumOps = MI->getDesc().getNumOperands(); in handleOneArgFPRW() local
1051 assert(NumOps >= 2 && "FPRW instructions must have 2 ops!!"); in handleOneArgFPRW()
1472 unsigned NumOps = 0; in handleSpecialFP() local
1474 i != e && MI->getOperand(i).isImm(); i += 1 + NumOps) { in handleSpecialFP()
1476 NumOps = InlineAsm::getNumOperandRegisters(Flags); in handleSpecialFP()
1477 if (NumOps != 1) in handleSpecialFP()
/external/llvm/include/llvm/CodeGen/
DSelectionDAG.h566 const SDUse *Ops, unsigned NumOps);
568 const SDValue *Ops, unsigned NumOps);
571 const SDValue *Ops, unsigned NumOps);
573 const SDValue *Ops, unsigned NumOps);
575 const SDValue *Ops, unsigned NumOps);
676 const SDValue *Ops, unsigned NumOps,
682 const SDValue *Ops, unsigned NumOps,
688 const SDValue *Ops, unsigned NumOps,
692 SDValue getMergeValues(const SDValue *Ops, unsigned NumOps, DebugLoc dl);
763 const SDValue *Ops, unsigned NumOps);
[all …]
DSelectionDAGNodes.h691 unsigned NumOps)
694 OperandList(NumOps ? new SDUse[NumOps] : 0),
696 NumOperands(NumOps), NumValues(VTs.NumVTs),
698 for (unsigned i = 0; i != NumOps; ++i) {
914 unsigned NumOps, EVT MemoryVT, MachineMemOperand *MMO);
1096 const SDValue *Ops, unsigned NumOps,
1098 : MemSDNode(Opc, dl, VTs, Ops, NumOps, MemoryVT, MMO) {
1556 unsigned NumOps, ISD::CvtCode Code)
1557 : SDNode(ISD::CONVERT_RNDSAT, dl, getSDVTList(VT), Ops, NumOps),
1559 assert(NumOps == 5 && "wrong number of operations");
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86MCCodeEmitter.cpp566 unsigned NumOps = Desc.getNumOperands(); in EmitVEXOpcodePrefix() local
568 if (NumOps > 1 && Desc.getOperandConstraint(1, MCOI::TIED_TO) == 0) in EmitVEXOpcodePrefix()
570 else if (NumOps > 3 && Desc.getOperandConstraint(2, MCOI::TIED_TO) == 0) { in EmitVEXOpcodePrefix()
571 assert(Desc.getOperandConstraint(NumOps - 1, MCOI::TIED_TO) == 1); in EmitVEXOpcodePrefix()
741 unsigned NumOps = MI.getNumOperands(); in DetermineREXPrefix() local
743 bool isTwoAddr = NumOps > 1 && in DetermineREXPrefix()
748 for (; i != NumOps; ++i) { in DetermineREXPrefix()
766 for (; i != NumOps; ++i) { in DetermineREXPrefix()
778 for (; i != NumOps; ++i) { in DetermineREXPrefix()
795 if (NumOps > e && MI.getOperand(e).isReg() && in DetermineREXPrefix()
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonCallingConvLower.cpp136 unsigned NumOps = Outs.size(); in AnalyzeCallOperands() local
146 for (; i != NumOps; ++i) { in AnalyzeCallOperands()
164 unsigned NumOps = ArgVTs.size(); in AnalyzeCallOperands() local
165 for (unsigned i = 0; i != NumOps; ++i) { in AnalyzeCallOperands()
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp187 unsigned NumOps) { in moveOperands() argument
188 assert(Src != Dst && NumOps && "Noop moveOperands"); in moveOperands()
192 if (Dst >= Src && Dst < Src + NumOps) { in moveOperands()
194 Dst += NumOps - 1; in moveOperands()
195 Src += NumOps - 1; in moveOperands()
224 } while (--NumOps); in moveOperands()
DCallingConvLower.cpp120 unsigned NumOps = Outs.size(); in AnalyzeCallOperands() local
121 for (unsigned i = 0; i != NumOps; ++i) { in AnalyzeCallOperands()
139 unsigned NumOps = ArgVTs.size(); in AnalyzeCallOperands() local
140 for (unsigned i = 0; i != NumOps; ++i) { in AnalyzeCallOperands()
DMachineInstr.cpp538 if (unsigned NumOps = MCID->getNumOperands() + in MachineInstr() local
540 CapOperands = OperandCapacity::get(NumOps); in MachineInstr()
604 unsigned NumOps, MachineRegisterInfo *MRI) { in moveOperands() argument
606 return MRI->moveOperands(Dst, Src, NumOps); in moveOperands()
611 for (unsigned i = 0; i != NumOps; ++i) in moveOperands()
614 for (unsigned i = NumOps; i ; --i) in moveOperands()
929 unsigned NumOps; in findInlineAsmFlagIdx() local
931 i += NumOps) { in findInlineAsmFlagIdx()
936 NumOps = 1 + InlineAsm::getNumOperandRegisters(FlagMO.getImm()); in findInlineAsmFlagIdx()
937 if (i + NumOps > OpIdx) { in findInlineAsmFlagIdx()
[all …]
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAG.cpp339 const SDValue *Ops, unsigned NumOps) { in AddNodeIDOperands() argument
340 for (; NumOps; --NumOps, ++Ops) { in AddNodeIDOperands()
349 const SDUse *Ops, unsigned NumOps) { in AddNodeIDOperands() argument
350 for (; NumOps; --NumOps, ++Ops) { in AddNodeIDOperands()
774 const SDValue *Ops,unsigned NumOps, in FindModifiedNodeSlot() argument
780 AddNodeIDNode(ID, N->getOpcode(), N->getVTList(), Ops, NumOps); in FindModifiedNodeSlot()
4244 SDValue SelectionDAG::getMergeValues(const SDValue *Ops, unsigned NumOps, in getMergeValues() argument
4246 if (NumOps == 1) in getMergeValues()
4250 VTs.reserve(NumOps); in getMergeValues()
4251 for (unsigned i = 0; i < NumOps; ++i) in getMergeValues()
[all …]
DScheduleDAGFast.cpp487 unsigned NumOps = Node->getNumOperands(); in DelayForLiveRegsBottomUp() local
488 if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue) in DelayForLiveRegsBottomUp()
489 --NumOps; // Ignore the glue operand. in DelayForLiveRegsBottomUp()
491 for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) { in DelayForLiveRegsBottomUp()
674 unsigned NumOps = N->getNumOperands(); in ScheduleNode() local
675 if (unsigned NumLeft = NumOps) { in ScheduleNode()
681 if (NumLeft == NumOps && Op.getValueType() == MVT::Glue) { in ScheduleNode()
DLegalizeTypes.cpp415 for (unsigned i = 0, NumOps = I->getNumOperands(); i < NumOps; ++i) in run() local
1020 unsigned NumOps = N->getNumOperands(); in LibCallify() local
1022 if (NumOps == 0) { in LibCallify()
1024 } else if (NumOps == 1) { in LibCallify()
1027 } else if (NumOps == 2) { in LibCallify()
1031 SmallVector<SDValue, 8> Ops(NumOps); in LibCallify()
1032 for (unsigned i = 0; i < NumOps; ++i) in LibCallify()
1036 &Ops[0], NumOps, isSigned, dl); in LibCallify()
DInstrEmitter.cpp598 unsigned NumOps = Node->getNumOperands(); in EmitRegSequence() local
599 assert((NumOps & 1) == 1 && in EmitRegSequence()
601 for (unsigned i = 1; i != NumOps; ++i) { in EmitRegSequence()
883 unsigned NumOps = Node->getNumOperands(); in EmitSpecialNode() local
884 if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue) in EmitSpecialNode()
885 --NumOps; // Ignore the glue operand. in EmitSpecialNode()
907 for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) { in EmitSpecialNode()
/external/llvm/include/llvm/IR/
DConstant.h47 Constant(Type *ty, ValueTy vty, Use *Ops, unsigned NumOps) in Constant() argument
48 : User(ty, vty, Ops, NumOps) {} in Constant()
DInlineAsm.h233 static unsigned getFlagWord(unsigned Kind, unsigned NumOps) {
234 assert(((NumOps << 3) & ~0xffff) == 0 && "Too many inline asm operands!");
236 return Kind | (NumOps << 3);
DUser.h52 User(Type *ty, unsigned vty, Use *OpList, unsigned NumOps) in User() argument
53 : Value(ty, vty), OperandList(OpList), NumOperands(NumOps) {} in User()
DGlobalValue.h59 GlobalValue(Type *ty, ValueTy vty, Use *Ops, unsigned NumOps, in GlobalValue() argument
61 : Constant(ty, vty, Ops, NumOps), Linkage(linkage), in GlobalValue()
DInstruction.h445 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps,
447 Instruction(Type *Ty, unsigned iType, Use *Ops, unsigned NumOps,
/external/llvm/lib/Target/ARM/
DThumb2SizeReduction.cpp675 unsigned NumOps = MCID.getNumOperands(); in ReduceTo2Addr() local
676 HasCC = (MI->getOperand(NumOps-1).getReg() == ARM::CPSR); in ReduceTo2Addr()
677 if (HasCC && MI->getOperand(NumOps-1).isDead()) in ReduceTo2Addr()
701 unsigned NumOps = MCID.getNumOperands(); in ReduceTo2Addr() local
703 if (i < NumOps && MCID.OpInfo[i].isOptionalDef()) in ReduceTo2Addr()
772 unsigned NumOps = MCID.getNumOperands(); in ReduceToNarrow() local
773 HasCC = (MI->getOperand(NumOps-1).getReg() == ARM::CPSR); in ReduceToNarrow()
774 if (HasCC && MI->getOperand(NumOps-1).isDead()) in ReduceToNarrow()
798 unsigned NumOps = MCID.getNumOperands(); in ReduceToNarrow() local
800 if (i < NumOps && MCID.OpInfo[i].isOptionalDef()) in ReduceToNarrow()
[all …]
/external/llvm/utils/TableGen/
DAsmWriterEmitter.cpp403 unsigned NumOps = NumInstOpsHandled[InstIdxs[i]]; in EmitPrintInstruction() local
404 assert(NumOps <= Inst->Operands.size() && in EmitPrintInstruction()
407 Inst->Operands.begin()+NumOps); in EmitPrintInstruction()
738 unsigned NumOps = 0; in CountNumOperands() local
742 ++NumOps; in CountNumOperands()
746 return NumOps; in CountNumOperands()
750 unsigned NumOps = 0; in CountResultNumOperands() local
762 ++NumOps; in CountResultNumOperands()
767 return NumOps; in CountResultNumOperands()
DCodeGenInstruction.cpp71 unsigned NumOps = 1; in CGIOperandList() local
91 NumOps = NumArgs; in CGIOperandList()
116 OperandType, MIOperandNo, NumOps, in CGIOperandList()
118 MIOperandNo += NumOps; in CGIOperandList()
DDAGISelMatcherEmitter.cpp647 unsigned NumOps = P.getNumOperands(); in EmitPredicateFunctions() local
650 ++NumOps; // Get the chained node too. in EmitPredicateFunctions()
653 OS << " Result.resize(NextRes+" << NumOps << ");\n"; in EmitPredicateFunctions()
668 for (unsigned i = 0; i != NumOps; ++i) in EmitPredicateFunctions()
/external/llvm/lib/IR/
DInstruction.cpp24 Instruction::Instruction(Type *ty, unsigned it, Use *Ops, unsigned NumOps, in Instruction() argument
26 : User(ty, Value::InstructionVal + it, Ops, NumOps), Parent(0) { in Instruction()
38 Instruction::Instruction(Type *ty, unsigned it, Use *Ops, unsigned NumOps, in Instruction() argument
40 : User(ty, Value::InstructionVal + it, Ops, NumOps), Parent(0) { in Instruction()
DInstructions.cpp144 unsigned NumOps = e + e / 2; in growOperands() local
145 if (NumOps < 2) NumOps = 2; // 2 op PHI nodes are VERY common. in growOperands()
150 ReservedSpace = NumOps; in growOperands()
3227 unsigned NumOps = getNumOperands(); in removeCase() local
3231 if (2 + (idx + 1) * 2 != NumOps) { in removeCase()
3232 OL[2 + idx * 2] = OL[NumOps - 2]; in removeCase()
3233 OL[2 + idx * 2 + 1] = OL[NumOps - 1]; in removeCase()
3237 OL[NumOps-2].set(0); in removeCase()
3238 OL[NumOps-2+1].set(0); in removeCase()
3249 NumOperands = NumOps-2; in removeCase()
[all …]
/external/llvm/lib/Target/R600/
DSIISelLowering.cpp557 unsigned NumOps = Desc->getNumOperands(); in PostISelFolding() local
564 assert(!DescE64 || DescE64->getNumOperands() == (NumOps + 4)); in PostISelFolding()
571 i != e && Op < NumOps; ++i, ++Op) { in PostISelFolding()
599 i != e && Op < NumOps; ++i, ++Op) { in PostISelFolding()
656 for (unsigned i = NumOps - NumDefs, e = Node->getNumOperands(); i < e; ++i) in PostISelFolding()

123