Searched refs:OffsetReg (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/lib/Target/R600/ |
| D | SIInstrInfo.h | 65 unsigned OffsetReg) const;
71 unsigned OffsetReg) const;
|
| D | R600InstrInfo.h | 139 unsigned OffsetReg) const;
144 unsigned OffsetReg) const;
|
| D | AMDGPUInstrInfo.h | 179 unsigned OffsetReg) const = 0;
187 unsigned OffsetReg) const = 0;
|
| D | SIInstrInfo.cpp | 210 unsigned Address, unsigned OffsetReg) const { in buildIndirectWrite()
218 unsigned Address, unsigned OffsetReg) const { in buildIndirectRead()
|
| D | R600InstrInfo.cpp | 613 unsigned OffsetReg) const { in buildIndirectWrite()
616 AMDGPU::AR_X, OffsetReg); in buildIndirectWrite()
629 unsigned OffsetReg) const { in buildIndirectRead()
633 OffsetReg); in buildIndirectRead()
|
| /external/llvm/lib/Target/ARM/ |
| D | Thumb2SizeReduction.cpp | 444 unsigned OffsetReg = 0; in ReduceLoadStore() local
447 OffsetReg = MI->getOperand(2).getReg(); in ReduceLoadStore()
475 assert((!HasShift || OffsetReg) && "Invalid so_reg load / store address!"); in ReduceLoadStore()
478 MIB.addReg(OffsetReg, getKillRegState(OffsetKill)); in ReduceLoadStore()
|
| D | Thumb2InstrInfo.cpp | 475 unsigned OffsetReg = MI.getOperand(FrameRegIdx+1).getReg(); in rewriteT2FrameIndex() local
476 if (OffsetReg != 0) { in rewriteT2FrameIndex()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEInstrInfo.cpp | 375 unsigned OffsetReg = I->getOperand(0).getReg(); in ExpandEhReturn() local
384 .addReg(SP).addReg(OffsetReg); in ExpandEhReturn()
|
| D | MipsISelLowering.cpp | 2003 unsigned OffsetReg = IsN64 ? Mips::V1_64 : Mips::V1; in lowerEH_RETURN() local
2005 Chain = DAG.getCopyToReg(Chain, DL, OffsetReg, Offset, SDValue()); in lowerEH_RETURN()
2008 DAG.getRegister(OffsetReg, Ty), in lowerEH_RETURN()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 13626 unsigned OffsetReg = 0; in EmitVAARG64WithCustomInserter() local
13683 OffsetReg = MRI.createVirtualRegister(OffsetRegClass); in EmitVAARG64WithCustomInserter()
13684 BuildMI(thisMBB, DL, TII->get(X86::MOV32rm), OffsetReg) in EmitVAARG64WithCustomInserter()
13694 .addReg(OffsetReg) in EmitVAARG64WithCustomInserter()
13705 assert(OffsetReg != 0); in EmitVAARG64WithCustomInserter()
13721 .addReg(OffsetReg) in EmitVAARG64WithCustomInserter()
13732 .addReg(OffsetReg) in EmitVAARG64WithCustomInserter()
|