Home
last modified time | relevance | path

Searched refs:Operands (Results 1 – 25 of 65) sorted by relevance

123

/external/llvm/utils/TableGen/
DFastISelEmitter.cpp116 SmallVector<OpKind, 3> Operands; member
119 return Operands < O.Operands; in operator <()
122 return Operands == O.Operands; in operator ==()
125 bool empty() const { return Operands.empty(); } in empty()
128 for (unsigned i = 0, e = Operands.size(); i != e; ++i) in hasAnyImmediateCodes()
129 if (Operands[i].isImm() && Operands[i].getImmCode() != 0) in hasAnyImmediateCodes()
138 for (unsigned i = 0, e = Operands.size(); i != e; ++i) in getWithoutImmCodes()
139 if (!Operands[i].isImm()) in getWithoutImmCodes()
140 Result.Operands.push_back(Operands[i]); in getWithoutImmCodes()
142 Result.Operands.push_back(OpKind::getImm(0)); in getWithoutImmCodes()
[all …]
DPseudoLoweringEmitter.cpp92 if (DI->getDef() != Insn.Operands[BaseIdx + i].Rec) in addDagOperandMapping()
96 Insn.Operands[BaseIdx + i].Rec->getName() + "'"); in addDagOperandMapping()
100 for (unsigned I = 0, E = Insn.Operands[i].MINumOperands; I != E; ++I) in addDagOperandMapping()
102 OpsAdded += Insn.Operands[i].MINumOperands; in addDagOperandMapping()
145 if (Insn.Operands.size() != Dag->getNumArgs()) in evaluateExpansion()
150 for (unsigned i = 0, e = Insn.Operands.size(); i != e; ++i) in evaluateExpansion()
151 NumMIOperands += Insn.Operands[i].MINumOperands; in evaluateExpansion()
170 for (unsigned i = 0, e = SourceInsn.Operands.size(); i != e; ++i) in evaluateExpansion()
171 SourceOperands[SourceInsn.Operands[i].Name] = i; in evaluateExpansion()
174 for (unsigned i = 0, e = Insn.Operands.size(); i != e; ++i) { in evaluateExpansion()
[all …]
DAsmWriterInst.cpp87 Operands.push_back( in AsmWriterInst()
119 Operands.push_back( in AsmWriterInst()
196 Operands.push_back(AsmWriterOperand("PrintSpecial", in AsmWriterInst()
202 unsigned OpNo = CGI.Operands.getOperandNamed(VarName); in AsmWriterInst()
203 CGIOperandList::OperandInfo OpInfo = CGI.Operands[OpNo]; in AsmWriterInst()
206 Operands.push_back(AsmWriterOperand(OpInfo.PrinterMethodName, in AsmWriterInst()
213 Operands.push_back(AsmWriterOperand("return;", in AsmWriterInst()
222 if (Operands.size() != Other.Operands.size()) return ~1; in MatchesAllButOneOp()
225 for (unsigned i = 0, e = Operands.size(); i != e; ++i) { in MatchesAllButOneOp()
226 if (Operands[i] != Other.Operands[i]) { in MatchesAllButOneOp()
DInstrInfoEmitter.cpp76 for (unsigned i = 0, e = Inst.Operands.size(); i != e; ++i) { in GetOperandInfo()
85 DagInit *MIOI = Inst.Operands[i].MIOperandInfo; in GetOperandInfo()
89 OperandList.push_back(Inst.Operands[i]); in GetOperandInfo()
91 for (unsigned j = 0, e = Inst.Operands[i].MINumOperands; j != e; ++j) { in GetOperandInfo()
92 OperandList.push_back(Inst.Operands[i]); in GetOperandInfo()
122 if (Inst.Operands[i].Rec->isSubClassOf("PredicateOperand")) in GetOperandInfo()
127 if (Inst.Operands[i].Rec->isSubClassOf("OptionalDefOperand")) in GetOperandInfo()
132 assert(!Inst.Operands[i].OperandType.empty() && "Invalid operand type."); in GetOperandInfo()
133 Res += Inst.Operands[i].OperandType; in GetOperandInfo()
139 Inst.Operands[i].Constraints[j]; in GetOperandInfo()
[all …]
DAsmWriterInst.h87 std::vector<AsmWriterOperand> Operands;
104 if (!Operands.empty() && in AddLiteralString()
105 Operands.back().OperandType == AsmWriterOperand::isLiteralTextOperand) in AddLiteralString()
106 Operands.back().Str.append(Str); in AddLiteralString()
108 Operands.push_back(AsmWriterOperand(Str)); in AddLiteralString()
DAsmWriterEmitter.cpp108 for (unsigned i = 0, e = FirstInst.Operands.size(); i != e; ++i) { in EmitInstructions()
111 O << " " << FirstInst.Operands[i].getCode(); in EmitInstructions()
119 FirstInst.Operands[i])); in EmitInstructions()
125 AWI.Operands[i])); in EmitInstructions()
155 if (Inst->Operands.empty()) in FindUniqueOperandCommands()
158 Command = " " + Inst->Operands[0].getCode() + "\n"; in FindUniqueOperandCommands()
197 if (!FirstInst || FirstInst->Operands.size() == Op) in FindUniqueOperandCommands()
205 size_t MaxSize = FirstInst->Operands.size(); in FindUniqueOperandCommands()
216 OtherInst->Operands.size() > FirstInst->Operands.size()) in FindUniqueOperandCommands()
217 MaxSize = std::max(MaxSize, OtherInst->Operands.size()); in FindUniqueOperandCommands()
[all …]
DCodeEmitterGen.cpp131 if (CGI.Operands.hasOperandNamed(VarName, OpIdx)) { in AddCodeToMergeInOperand()
133 OpIdx = CGI.Operands[OpIdx].MIOperandNo; in AddCodeToMergeInOperand()
134 assert(!CGI.Operands.isFlatOperandNotEmitted(OpIdx) && in AddCodeToMergeInOperand()
137 unsigned NumberOps = CGI.Operands.size(); in AddCodeToMergeInOperand()
141 CGI.Operands.isFlatOperandNotEmitted(NumberedOp)) in AddCodeToMergeInOperand()
147 std::pair<unsigned, unsigned> SO = CGI.Operands.getSubOperandNumber(OpIdx); in AddCodeToMergeInOperand()
148 std::string &EncoderMethodName = CGI.Operands[SO.first].EncoderMethodName; in AddCodeToMergeInOperand()
DCodeGenInstruction.cpp292 : TheDef(R), Operands(R), InferredFrom(0) { in CodeGenInstruction()
306 isPredicable = Operands.isPredicable || R->getValueAsBit("isPredicable"); in CodeGenInstruction()
335 ParseConstraints(R->getValueAsString("Constraints"), Operands); in CodeGenInstruction()
338 Operands.ProcessDisableEncoding(R->getValueAsString("DisableEncoding")); in CodeGenInstruction()
549 for (unsigned i = 0, e = ResultInst->Operands.size(); i != e; ++i) { in CodeGenInstAlias()
554 if (ResultInst->Operands[i].MINumOperands == 1 && in CodeGenInstAlias()
555 ResultInst->Operands[i].getTiedRegister() != -1) in CodeGenInstAlias()
561 Record *InstOpRec = ResultInst->Operands[i].Rec; in CodeGenInstAlias()
562 unsigned NumSubOps = ResultInst->Operands[i].MINumOperands; in CodeGenInstAlias()
578 DagInit *MIOI = ResultInst->Operands[i].MIOperandInfo; in CodeGenInstAlias()
[all …]
DFixedLenDecoderEmitter.cpp316 const std::map<unsigned, std::vector<OperandInfo> > &Operands; member in __anon940f4b420711::FilterChooser
340 Operands(FC.Operands), Filters(FC.Filters), in FilterChooser()
350 : AllInstructions(Insts), Opcodes(IDs), Operands(Ops), Filters(), in FilterChooser()
363 : AllInstructions(Insts), Opcodes(IDs), Operands(Ops), in FilterChooser()
569 Owner->Operands, in recurse()
602 Owner->Operands, in recurse()
1092 Operands.find(Opc); in emitDecoder()
1697 std::map<unsigned, std::vector<OperandInfo> > &Operands){ in populateInstruction()
1720 Operands[Opc] = InsnOperands; in populateInstruction()
1742 for (unsigned i = 0; i < CGI.Operands.size(); ++i) { in populateInstruction()
[all …]
DDAGISelMatcher.cpp255 for (unsigned i = 0, e = Operands.size(); i != e; ++i) in printImpl()
256 OS << Operands[i] << ' '; in printImpl()
318 M->Operands == Operands && M->HasChain == HasChain && in isEqualImpl()
325 return (HashString(OpcodeName) << 4) | Operands.size(); in getHashImpl()
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp69 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
76 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
84 ParseOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
92 ParseNEONLane(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
96 ParseRegister(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
100 ParseImmWithLSLOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
103 ParseCondCodeOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
106 ParseCRxOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
109 ParseFPImmOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
112 ParseNamedImmOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands) { in ParseNamedImmOperand() argument
[all …]
/external/llvm/lib/Target/Mips/AsmParser/
DMipsAsmParser.cpp71 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
79 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
82 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
87 parseMemOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
90 parseCPURegs(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
93 parseCPU64Regs(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
96 parseHWRegs(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
99 parseHW64Regs(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
102 parseCCRRegs(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
109 bool tryParseRegisterOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands,
[all …]
/external/llvm/lib/Target/MBlaze/AsmParser/
DMBlazeAsmParser.cpp37 MBlazeOperand *ParseMemory(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
42 MBlazeOperand* ParseOperand(SmallVectorImpl<MCParsedAsmOperand*> &Operands);
49 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
67 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
325 SmallVectorImpl<MCParsedAsmOperand*> &Operands, in MatchAndEmitInstruction() argument
329 switch (MatchInstructionImpl(Operands, Inst, ErrorInfo, in MatchAndEmitInstruction()
342 if (ErrorInfo >= Operands.size()) in MatchAndEmitInstruction()
345 ErrorLoc = ((MBlazeOperand*)Operands[ErrorInfo])->getStartLoc(); in MatchAndEmitInstruction()
357 ParseMemory(SmallVectorImpl<MCParsedAsmOperand*> &Operands) { in ParseMemory() argument
358 if (Operands.size() != 4) in ParseMemory()
[all …]
/external/llvm/include/llvm/MC/
DMCInst.h153 SmallVector<MCOperand, 8> Operands;
163 const MCOperand &getOperand(unsigned i) const { return Operands[i]; }
164 MCOperand &getOperand(unsigned i) { return Operands[i]; }
165 unsigned getNumOperands() const { return Operands.size(); }
168 Operands.push_back(Op);
171 void clear() { Operands.clear(); }
172 size_t size() { return Operands.size(); }
175 iterator begin() { return Operands.begin(); }
176 iterator end() { return Operands.end(); }
178 return Operands.insert(I, Op);
DMCTargetAsmParser.h116 SmallVectorImpl<MCParsedAsmOperand*> &Operands) = 0;
142 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
162 const SmallVectorImpl<MCParsedAsmOperand*> &Operands) = 0;
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp231 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
269 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
276 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
2552 SmallVectorImpl<MCParsedAsmOperand*> &Operands) { in tryParseShiftRegister() argument
2575 OwningPtr<ARMOperand> PrevOp((ARMOperand*)Operands.pop_back_val()); in tryParseShiftRegister()
2635 Operands.push_back(ARMOperand::CreateShiftedRegister(ShiftTy, SrcReg, in tryParseShiftRegister()
2639 Operands.push_back(ARMOperand::CreateShiftedImmediate(ShiftTy, SrcReg, Imm, in tryParseShiftRegister()
2653 tryParseRegisterWithWriteBack(SmallVectorImpl<MCParsedAsmOperand*> &Operands) { in tryParseRegisterWithWriteBack() argument
2659 Operands.push_back(ARMOperand::CreateReg(RegNo, RegTok.getLoc(), in tryParseRegisterWithWriteBack()
2664 Operands.push_back(ARMOperand::CreateToken(ExclaimTok.getString(), in tryParseRegisterWithWriteBack()
[all …]
/external/llvm/include/llvm/Analysis/
DScalarEvolutionExpressions.h139 const SCEV *const *Operands;
144 : SCEV(ID, T), Operands(O), NumOperands(N) {} in SCEVNAryExpr()
150 return Operands[i]; in getOperand()
154 op_iterator op_begin() const { return Operands; } in op_begin()
155 op_iterator op_end() const { return Operands + NumOperands; } in op_end()
293 const SCEV *getStart() const { return Operands[0]; } in getStart()
581 SmallVector<const SCEV *, 2> Operands; in visitAddExpr() local
583 Operands.push_back(visit(Expr->getOperand(i))); in visitAddExpr()
584 return SE.getAddExpr(Operands); in visitAddExpr()
588 SmallVector<const SCEV *, 2> Operands; in visitMulExpr() local
[all …]
/external/llvm/lib/Target/X86/AsmParser/
DX86AsmParser.cpp75 SmallVectorImpl<MCParsedAsmOperand*> &Operands,
115 SmallVectorImpl<MCParsedAsmOperand*> &Operands);
1445 SmallVectorImpl<MCParsedAsmOperand*> &Operands) { in ParseInstruction() argument
1513 Operands.push_back(X86Operand::CreateToken(PatchedName, NameLoc)); in ParseInstruction()
1516 Operands.push_back(X86Operand::CreateImm(ExtraImmOp, NameLoc, NameLoc)); in ParseInstruction()
1535 Operands.push_back(X86Operand::CreateToken("*", Loc)); in ParseInstruction()
1541 Operands.push_back(Op); in ParseInstruction()
1552 Operands.push_back(Op); in ParseInstruction()
1572 Operands.push_back(X86Operand::CreateImm(ExtraImmOp, NameLoc, NameLoc)); in ParseInstruction()
1578 Operands.size() == 3) { in ParseInstruction()
[all …]
/external/llvm/lib/Analysis/
DScalarEvolutionNormalization.cpp109 SmallVector<const SCEV *, 8> Operands; in TransformImpl() local
116 Operands.push_back(TransformSubExpr(*I, LUser, 0)); in TransformImpl()
119 const SCEV *Result = SE.getAddRecExpr(Operands, L, SCEV::FlagAnyWrap); in TransformImpl()
160 SmallVector<const SCEV *, 8> Operands; in TransformImpl() local
168 Operands.push_back(N); in TransformImpl()
173 case scAddExpr: return SE.getAddExpr(Operands); in TransformImpl()
174 case scMulExpr: return SE.getMulExpr(Operands); in TransformImpl()
175 case scSMaxExpr: return SE.getSMaxExpr(Operands); in TransformImpl()
176 case scUMaxExpr: return SE.getUMaxExpr(Operands); in TransformImpl()
DScalarEvolution.cpp854 SmallVector<const SCEV *, 4> Operands; in getTruncateExpr() local
859 Operands.push_back(S); in getTruncateExpr()
862 return getAddExpr(Operands); in getTruncateExpr()
869 SmallVector<const SCEV *, 4> Operands; in getTruncateExpr() local
874 Operands.push_back(S); in getTruncateExpr()
877 return getMulExpr(Operands); in getTruncateExpr()
883 SmallVector<const SCEV *, 4> Operands; in getTruncateExpr() local
885 Operands.push_back(getTruncateExpr(AddRec->getOperand(i), Ty)); in getTruncateExpr()
886 return getAddRecExpr(Operands, AddRec->getLoop(), SCEV::FlagAnyWrap); in getTruncateExpr()
1942 SmallVector<const SCEV *, 4> Operands; in getMulExpr() local
[all …]
DTargetTransformInfo.cpp58 const Value *Ptr, ArrayRef<const Value *> Operands) const { in getGEPCost()
59 return PrevTTI->getGEPCost(Ptr, Operands); in getGEPCost()
284 ArrayRef<const Value *> Operands) const { in getGEPCost()
287 for (unsigned Idx = 0, Size = Operands.size(); Idx != Size; ++Idx) in getGEPCost()
288 if (!isa<Constant>(Operands[Idx])) in getGEPCost()
/external/llvm/lib/Transforms/IPO/
DArgumentPromotion.cpp377 IndicesVector Operands; in isSafeToPromoteArgument() local
381 Operands.clear(); in isSafeToPromoteArgument()
387 Operands.push_back(0); in isSafeToPromoteArgument()
404 Operands.push_back(C->getSExtValue()); in isSafeToPromoteArgument()
425 if (!PrefixIn(Operands, SafeToUnconditionallyLoad)) in isSafeToPromoteArgument()
431 if (ToPromote.find(Operands) == ToPromote.end()) { in isSafeToPromoteArgument()
440 ToPromote.insert(Operands); in isSafeToPromoteArgument()
838 IndicesVector Operands; in DoPromotion() local
839 Operands.reserve(GEP->getNumIndices()); in DoPromotion()
842 Operands.push_back(cast<ConstantInt>(*II)->getSExtValue()); in DoPromotion()
[all …]
/external/llvm/lib/CodeGen/
DMachineInstr.cpp534 : MCID(&tid), Parent(0), Operands(0), NumOperands(0), in MachineInstr()
541 Operands = MF.allocateOperandArray(CapOperands); in MachineInstr()
551 : MCID(&MI.getDesc()), Parent(0), Operands(0), NumOperands(0), in MachineInstr()
556 Operands = MF.allocateOperandArray(CapOperands); in MachineInstr()
580 if (Operands[i].isReg()) in RemoveRegOperandsFromUseLists()
581 MRI.removeRegOperandFromUseList(&Operands[i]); in RemoveRegOperandsFromUseLists()
589 if (Operands[i].isReg()) in AddRegOperandsToUseLists()
590 MRI.addRegOperandToUseList(&Operands[i]); in AddRegOperandsToUseLists()
626 if (&Op >= Operands && &Op < Operands + NumOperands) { in addOperand()
644 while (OpNo && Operands[OpNo-1].isReg() && Operands[OpNo-1].isImplicit()) { in addOperand()
[all …]
/external/llvm/include/llvm/CodeGen/
DMachineInstr.h74 MachineOperand *Operands; // Pointer to the first operand. variable
269 return Operands[i];
273 return Operands[i];
284 mop_iterator operands_begin() { return Operands; }
285 mop_iterator operands_end() { return Operands + NumOperands; }
287 const_mop_iterator operands_begin() const { return Operands; }
288 const_mop_iterator operands_end() const { return Operands + NumOperands; }
/external/llvm/lib/IR/
DMetadata.cpp559 static SmallVector<TrackingVH<MDNode>, 4> &getNMDOps(void *Operands) { in getNMDOps() argument
560 return *(SmallVector<TrackingVH<MDNode>, 4>*)Operands; in getNMDOps()
565 Operands(new SmallVector<TrackingVH<MDNode>, 4>()) { in NamedMDNode()
570 delete &getNMDOps(Operands); in ~NamedMDNode()
575 return (unsigned)getNMDOps(Operands).size(); in getNumOperands()
581 return dyn_cast<MDNode>(&*getNMDOps(Operands)[i]); in getOperand()
588 getNMDOps(Operands).push_back(TrackingVH<MDNode>(M)); in addOperand()
599 getNMDOps(Operands).clear(); in dropAllReferences()

123