/external/llvm/include/llvm/Target/ |
D | TargetCallingConv.h | 136 struct OutputArg { struct 151 OutputArg() : IsFixed(false) {} in OutputArg() argument 152 OutputArg(ArgFlagsTy flags, EVT vt, bool isfixed, in OutputArg() function
|
D | TargetLowering.h | 1945 SmallVector<ISD::OutputArg, 32> Outs; 2007 const SmallVectorImpl<ISD::OutputArg> &/*Outs*/, in CanLowerReturn() argument 2022 const SmallVectorImpl<ISD::OutputArg> &/*Outs*/, in LowerReturn() argument 2280 SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/XCore/ |
D | XCoreISelLowering.h | 123 const SmallVectorImpl<ISD::OutputArg> &Outs, 187 const SmallVectorImpl<ISD::OutputArg> &Outs, 194 const SmallVectorImpl<ISD::OutputArg> &ArgsFlags,
|
D | XCoreISelLowering.cpp | 899 SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs; in LowerCall() 931 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerCCCCallTo() 1227 const SmallVectorImpl<ISD::OutputArg> &Outs, in CanLowerReturn() 1237 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn()
|
/external/llvm/lib/CodeGen/ |
D | CallingConvLower.cpp | 86 bool CCState::CheckReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in CheckReturn() 100 void CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn() 118 void CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeCallOperands()
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 542 const SmallVectorImpl<ISD::OutputArg> &Outs, 548 const SmallVectorImpl<ISD::OutputArg> &Outs, 589 const SmallVectorImpl<ISD::OutputArg> &Outs, 598 const SmallVectorImpl<ISD::OutputArg> &Outs, 606 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonCallingConvLower.h | 85 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, 90 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | HexagonCallingConvLower.cpp | 94 Hexagon_CCState::AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, in AnalyzeReturn() 131 Hexagon_CCState::AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> in AnalyzeCallOperands()
|
D | HexagonISelLowering.h | 89 SmallVectorImpl<ISD::OutputArg> &Outs, 131 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | HexagonISelLowering.cpp | 303 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() 386 SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs; in LowerCall() 1648 const SmallVectorImpl<ISD::OutputArg> &Outs, in IsEligibleForTailCallOptimization()
|
/external/llvm/include/llvm/CodeGen/ |
D | CallingConvLower.h | 202 void AnalyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, 208 bool CheckReturn(const SmallVectorImpl<ISD::OutputArg> &ArgsFlags, 213 void AnalyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/Mips/ |
D | MipsISelLowering.h | 224 void analyzeCallOperands(const SmallVectorImpl<ISD::OutputArg> &Outs, 236 void analyzeReturn(const SmallVectorImpl<ISD::OutputArg> &Outs, 389 const SmallVectorImpl<ISD::OutputArg> &Outs, 395 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/NVPTX/ |
D | NVPTXISelLowering.h | 123 const SmallVectorImpl<ISD::OutputArg> &, 128 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | NVPTXISelLowering.cpp | 253 const SmallVectorImpl<ISD::OutputArg> &Outs, in getPrototype() 415 SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs; in LowerCall() 1202 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.h | 130 const SmallVectorImpl<ISD::OutputArg> &Outs, 163 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | MSP430ISelLowering.cpp | 280 SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs; in LowerCall() 408 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn() 462 const SmallVectorImpl<ISD::OutputArg> in LowerCCCCallTo()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 133 const SmallVectorImpl<ISD::OutputArg> &Outs, 158 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelLowering.h | 85 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.h | 502 const SmallVectorImpl<ISD::OutputArg> &Outs, 509 const SmallVectorImpl<ISD::OutputArg> &Outs, 515 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 773 const SmallVectorImpl<ISD::OutputArg> &Outs, 863 const SmallVectorImpl<ISD::OutputArg> &Outs, 877 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
/external/llvm/lib/Target/MBlaze/ |
D | MBlazeISelLowering.h | 141 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | MBlazeISelLowering.cpp | 690 SmallVector<ISD::OutputArg, 32> &Outs = CLI.Outs; in LowerCall() 1018 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn()
|
/external/llvm/lib/Target/R600/ |
D | AMDGPUISelLowering.h | 50 const SmallVectorImpl<ISD::OutputArg> &Outs,
|
D | AMDGPUISelLowering.cpp | 82 const SmallVectorImpl<ISD::OutputArg> &Outs, in LowerReturn()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | FunctionLoweringInfo.cpp | 68 SmallVector<ISD::OutputArg, 4> Outs; in set()
|