Home
last modified time | relevance | path

Searched refs:ResVT (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/Target/NVPTX/
DNVPTXISelLowering.cpp1422 EVT ResVT = N->getValueType(0); in ReplaceLoadVector() local
1425 assert(ResVT.isVector() && "Vector load must have vector type"); in ReplaceLoadVector()
1430 assert(ResVT.isSimple() && "Can only handle simple types"); in ReplaceLoadVector()
1431 switch (ResVT.getSimpleVT().SimpleTy) { in ReplaceLoadVector()
1447 EVT EltVT = ResVT.getVectorElementType(); in ReplaceLoadVector()
1448 unsigned NumElts = ResVT.getVectorNumElements(); in ReplaceLoadVector()
1497 Res = DAG.getNode(ISD::TRUNCATE, DL, ResVT.getVectorElementType(), Res); in ReplaceLoadVector()
1503 SDValue BuildVec = DAG.getNode(ISD::BUILD_VECTOR, DL, ResVT, &ScalarRes[0], NumElts); in ReplaceLoadVector()
1526 EVT ResVT = N->getValueType(0); in ReplaceINTRINSIC_W_CHAIN() local
1528 if (ResVT.isVector()) { in ReplaceINTRINSIC_W_CHAIN()
[all …]
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeVectorTypes.cpp1143 EVT ResVT = N->getValueType(0); in SplitVecOp_UnaryOp() local
1149 EVT OutVT = EVT::getVectorVT(*DAG.getContext(), ResVT.getVectorElementType(), in SplitVecOp_UnaryOp()
1155 return DAG.getNode(ISD::CONCAT_VECTORS, dl, ResVT, Lo, Hi); in SplitVecOp_UnaryOp()
1318 EVT ResVT = N->getValueType(0); in SplitVecOp_FP_ROUND() local
1324 EVT OutVT = EVT::getVectorVT(*DAG.getContext(), ResVT.getVectorElementType(), in SplitVecOp_FP_ROUND()
1330 return DAG.getNode(ISD::CONCAT_VECTORS, DL, ResVT, Lo, Hi); in SplitVecOp_FP_ROUND()
2333 EVT ResVT = EVT::getVectorVT(*DAG.getContext(), in WidenVecOp_SETCC() local
2337 ResVT, WideSETCC, DAG.getIntPtrConstant(0)); in WidenVecOp_SETCC()
DLegalizeIntegerTypes.cpp168 EVT ResVT = TLI.getTypeToTransformTo(*DAG.getContext(), N->getValueType(0)); in PromoteIntRes_Atomic0() local
170 N->getMemoryVT(), ResVT, in PromoteIntRes_Atomic0()
/external/llvm/lib/Target/X86/
DX86FastISel.cpp2039 EVT ResVT = RVLocs[i].getValVT(); in DoSelectCall() local
2040 unsigned Opc = ResVT == MVT::f32 ? X86::ST_Fp80m32 : X86::ST_Fp80m64; in DoSelectCall()
2041 unsigned MemSize = ResVT.getSizeInBits()/8; in DoSelectCall()
2046 Opc = ResVT == MVT::f32 ? X86::MOVSSrm : X86::MOVSDrm; in DoSelectCall()
DX86ISelLowering.cpp5676 MVT ResVT = Op.getValueType().getSimpleVT(); in LowerAVXCONCAT_VECTORS() local
5678 assert(ResVT.is256BitVector() && "Value type must be 256-bit wide"); in LowerAVXCONCAT_VECTORS()
5682 unsigned NumElems = ResVT.getVectorNumElements(); in LowerAVXCONCAT_VECTORS()
5684 return Concat128BitVectors(V1, V2, ResVT, NumElems, DAG, dl); in LowerAVXCONCAT_VECTORS()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp4580 EVT ResVT = Op.getValueType(); in LowerSELECT_CC() local
4598 return DAG.getNode(PPCISD::FSEL, dl, ResVT, LHS, TV, FV); in LowerSELECT_CC()
4606 return DAG.getNode(PPCISD::FSEL, dl, ResVT, in LowerSELECT_CC()
4618 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, FV, TV); in LowerSELECT_CC()
4624 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV); in LowerSELECT_CC()
4630 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, FV, TV); in LowerSELECT_CC()
4636 return DAG.getNode(PPCISD::FSEL, dl, ResVT, Cmp, TV, FV); in LowerSELECT_CC()