| /external/llvm/lib/Target/ARM/ |
| D | Thumb2InstrInfo.cpp | 182 bool isSub = NumBytes < 0; in emitT2RegPlusImmediate() local
183 if (isSub) NumBytes = -NumBytes; in emitT2RegPlusImmediate()
207 if (isSub) { in emitT2RegPlusImmediate()
240 Opc = isSub ? ARM::tSUBspi : ARM::tADDspi; in emitT2RegPlusImmediate()
248 Opc = isSub ? ARM::t2SUBri : ARM::t2ADDri; in emitT2RegPlusImmediate()
261 Opc = isSub ? ARM::t2SUBri : ARM::t2ADDri; in emitT2RegPlusImmediate()
265 Opc = isSub ? ARM::t2SUBri12 : ARM::t2ADDri12; in emitT2RegPlusImmediate()
394 bool isSub = false; in rewriteT2FrameIndex() local
420 isSub = true; in rewriteT2FrameIndex()
439 unsigned NewOpc = isSub ? ARM::t2SUBri12 : ARM::t2ADDri12; in rewriteT2FrameIndex()
[all …]
|
| D | Thumb1RegisterInfo.cpp | 101 bool isSub = false; in emitThumbRegPlusImmInReg() local
107 isSub = true; in emitThumbRegPlusImmInReg()
129 int Opc = (isSub) ? ARM::tSUBrr : (isHigh ? ARM::tADDhirr : ARM::tADDrr); in emitThumbRegPlusImmInReg()
134 if (DestReg == ARM::SP || isSub) in emitThumbRegPlusImmInReg()
174 bool isSub = NumBytes < 0; in emitThumbRegPlusImmediate() local
176 if (isSub) Bytes = -NumBytes; in emitThumbRegPlusImmediate()
190 Opc = isSub ? ARM::tSUBspi : ARM::tADDspi; in emitThumbRegPlusImmediate()
192 } else if (!isSub && BaseReg == ARM::SP) { in emitThumbRegPlusImmediate()
212 Opc = isSub ? ARM::tSUBspi : ARM::tADDspi; in emitThumbRegPlusImmediate()
217 Opc = isSub ? ARM::tSUBi8 : ARM::tADDi8; in emitThumbRegPlusImmediate()
[all …]
|
| D | ARMBaseInstrInfo.cpp | 166 bool isSub = ARM_AM::getAM2Op(OffImm) == ARM_AM::sub; in convertToThreeAddress() local
174 get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) in convertToThreeAddress()
181 get(isSub ? ARM::SUBrsi : ARM::ADDrsi), WBReg) in convertToThreeAddress()
186 get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) in convertToThreeAddress()
192 bool isSub = ARM_AM::getAM3Op(OffImm) == ARM_AM::sub; in convertToThreeAddress() local
197 get(isSub ? ARM::SUBri : ARM::ADDri), WBReg) in convertToThreeAddress()
202 get(isSub ? ARM::SUBrr : ARM::ADDrr), WBReg) in convertToThreeAddress()
1779 bool isSub = NumBytes < 0; in emitARMRegPlusImmediate() local
1780 if (isSub) NumBytes = -NumBytes; in emitARMRegPlusImmediate()
1793 unsigned Opc = isSub ? ARM::SUBri : ARM::ADDri; in emitARMRegPlusImmediate()
[all …]
|
| D | ARMISelLowering.cpp | 7034 bool isSub = ARM_AM::getAM2Op(Offset) == ARM_AM::sub; in EmitInstrWithCustomInserter() local
7036 if (isSub) in EmitInstrWithCustomInserter()
|
| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMAddressingModes.h | 410 bool isSub = Opc == sub; variable
411 return Imm12 | ((int)isSub << 12) | (SO << 13) | (IdxMode << 16) ;
444 bool isSub = Opc == sub; variable
445 return ((int)isSub << 8) | Offset | (IdxMode << 9);
493 bool isSub = Opc == sub; in getAM5Opc() local
494 return ((int)isSub << 8) | Offset; in getAM5Opc()
|
| /external/llvm/lib/Target/X86/ |
| D | X86FrameLowering.cpp | 150 bool isSub = NumBytes < 0; in emitSPUpdate() local
151 uint64_t Offset = isSub ? -NumBytes : NumBytes; in emitSPUpdate()
156 Opc = isSub in emitSPUpdate()
167 unsigned Reg = isSub in emitSPUpdate()
171 Opc = isSub in emitSPUpdate()
175 .addReg(Reg, getDefRegState(!isSub) | getUndefRegState(isSub)); in emitSPUpdate()
176 if (isSub) in emitSPUpdate()
187 StackPtr, false, isSub ? -ThisVal : ThisVal); in emitSPUpdate()
195 if (isSub) in emitSPUpdate()
|
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombine.h | 368 bool isSub, Instruction &I);
|
| D | InstCombineAndOrXor.cpp | 345 ConstantInt *Mask, bool isSub, in FoldLogicalPlusAnd() argument
385 if (isSub) in FoldLogicalPlusAnd()
|
| /external/llvm/lib/Target/ARM/InstPrinter/ |
| D | ARMInstPrinter.cpp | 1039 bool isSub = OffImm < 0; in printAddrModeImm12Operand() local
1043 if (isSub) { in printAddrModeImm12Operand()
|
| /external/clang/lib/CodeGen/ |
| D | CGExprScalar.cpp | 2325 bool isSub=false) { in tryEmitFMulAdd() argument
2345 return buildFMulAdd(LHSBinOp, op.RHS, CGF, Builder, false, isSub); in tryEmitFMulAdd()
2352 return buildFMulAdd(RHSBinOp, op.LHS, CGF, Builder, isSub, false); in tryEmitFMulAdd()
|
| /external/valgrind/main/VEX/priv/ |
| D | guest_arm_toIR.c | 15977 UInt isSub = INSN0(9,9); in disInstr_THUMB_WRK() local
15982 putIRegT(rD, binop(isSub ? Iop_Sub32 : Iop_Add32, in disInstr_THUMB_WRK()
15985 setFlags_D1_D2( isSub ? ARMG_CC_OP_SUB : ARMG_CC_OP_ADD, in disInstr_THUMB_WRK()
15987 DIP("%s r%u, r%u, #%u\n", isSub ? "subs" : "adds", rD, rN, uimm3); in disInstr_THUMB_WRK()
15998 UInt isSub = INSN0(9,9); in disInstr_THUMB_WRK() local
16003 putIRegT( rD, binop(isSub ? Iop_Sub32 : Iop_Add32, in disInstr_THUMB_WRK()
16006 setFlags_D1_D2( isSub ? ARMG_CC_OP_SUB : ARMG_CC_OP_ADD, in disInstr_THUMB_WRK()
16008 DIP("%s r%u, r%u, r%u\n", isSub ? "subs" : "adds", rD, rN, rM); in disInstr_THUMB_WRK()
16151 UInt isSub = INSN0(11,11); in disInstr_THUMB_WRK() local
16158 putIRegT( rN, binop(isSub ? Iop_Sub32 : Iop_Add32, in disInstr_THUMB_WRK()
[all …]
|