| /external/clang/test/CodeGen/ |
| D | builtins-mips.c | 12 typedef short v2i16 __attribute__ ((vector_size(4))); typedef
17 v2i16 v2i16_r, v2i16_a, v2i16_b, v2i16_c; in foo()
352 v2i16_a = (v2i16) {0xffff, 0x2468}; in foo()
353 v2i16_b = (v2i16) {0x1234, 0x1111}; in foo()
356 v2i16_a = (v2i16) {0xffff, 0x2468}; in foo()
357 v2i16_b = (v2i16) {0x1234, 0x1111}; in foo()
392 v2i16_b = (v2i16) {0xffff, 0x1555}; in foo()
393 v2i16_c = (v2i16) {0x1234, 0x3322}; in foo()
397 v2i16_b = (v2i16) {0xffff, 0x1555}; in foo()
398 v2i16_c = (v2i16) {0x1234, 0x3322}; in foo()
[all …]
|
| D | x86_32-arguments-darwin.c | 217 typedef unsigned short v2i16 __attribute__((__vector_size__(4))); typedef
221 v2i16 f54(v2i16 arg) { return arg+arg; } in f54()
|
| /external/llvm/test/CodeGen/ARM/ |
| D | 2012-08-23-legalize-vmull.ll | 39 ; v2i16
86 ; v2i16
121 ; v2i8 x v2i16
136 ; v2i16
137 ; v2i16 x v2i32
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ValueTypes.h | 77 v2i16 = 26, // 2 x i16 enumerator
198 return (SimpleTy == MVT::v4i8 || SimpleTy == MVT::v2i16 || in is32BitVector()
275 case v2i16: in getVectorElementType()
332 case v2i16: in getVectorNumElements()
371 case v2i16: in getSizeInBits()
500 if (NumElements == 2) return MVT::v2i16; in getVectorVT()
|
| D | ValueTypes.td | 49 def v2i16 : ValueType<32 , 26>; // 2 x i16 vector value
|
| /external/llvm/test/CodeGen/X86/ |
| D | widen_conv-3.ll | 4 ; sign to float v2i16 to v2f32
|
| D | widen_conv-2.ll | 5 ; sign extension v2i32 to v2i16
|
| D | 2011-12-8-bitcastintprom.ll | 3 ; Make sure that the conversion between v4i8 to v2i16 is not a simple bitcast.
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMTargetTransformInfo.cpp | 228 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i16, 2 }, in getCastInstrCost()
229 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i16, 2 }, in getCastInstrCost()
260 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i16, 3 }, in getCastInstrCost()
261 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i16, 3 }, in getCastInstrCost()
|
| D | ARMInstrNEON.td | 5880 defm : Lengthen_HalfSingle<"2", "i32", "i16", "4", "i32">; // v2i16 -> v2i32
5884 // v2i8 -> v2i16 -> v2i32
5886 // v2i16 -> v2i32 -> v2i64
5889 // Triple lengthening - v2i8 -> v2i16 -> v2i32 -> v2i64
|
| D | ARMISelLowering.cpp | 601 MVT::v4i16, MVT::v2i16, in ARMTargetLowering()
5139 case MVT::v2i16: in AddRequiredExtensionForVMULL()
|
| /external/llvm/lib/IR/ |
| D | ValueTypes.cpp | 144 case MVT::v2i16: return "v2i16"; in getEVTString()
207 case MVT::v2i16: return VectorType::get(Type::getInt16Ty(Context), 2); in getTypeForEVT()
|
| /external/llvm/lib/Target/R600/ |
| D | AMDILISelLowering.cpp | 52 (int)MVT::v2i16, in InitAMDILLowering()
77 (int)MVT::v2i16, in InitAMDILLowering()
197 setOperationAction(ISD::UDIV, MVT::v2i16, Expand); in InitAMDILLowering()
570 if (OVT == MVT::v2i16) { in LowerSREM16()
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXVector.td | 25 // Extract v2i16
30 (v2i16 V2I16Regs:$src), imm:$c))],
125 // Insert v2i16
790 def : Pat<(v2i16 (vec_shuf:$op V2I16Regs:$src1, V2I16Regs:$src2)),
884 def : Pat<(v2i16 (extract_subvec V4I16Regs:$src, 0)),
887 def : Pat<(v2i16 (extract_subvec V4I16Regs:$src, 2)),
1268 // v2i16 -> i32
1294 // i32 -> v2i16
1307 // v4i8 -> v2i16
1308 def : Pat<(v2i16 (bitconvert V4I8Regs:$s)),
[all …]
|
| D | NVPTXISelLowering.cpp | 57 case MVT::v2i16: in IsPTXVectorType()
892 case MVT::v2i16: in LowerSTOREVector()
1434 case MVT::v2i16: in ReplaceLoadVector()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 36 MVT::SimpleValueType VecTys[2] = {MVT::v2i16, MVT::v4i8}; in MipsSETargetLowering()
|
| D | MipsDSPInstrInfo.td | 1283 def : BitconvertPat<i32, v2i16, CPURegs, DSPRegs>;
1285 def : BitconvertPat<v2i16, i32, DSPRegs, CPURegs>;
1288 def : DSPPat<(v2i16 (load addr:$a)),
1289 (v2i16 (COPY_TO_REGCLASS (LW addr:$a), DSPRegs))>;
1292 def : DSPPat<(store (v2i16 DSPRegs:$val), addr:$a),
|
| D | MipsRegisterInfo.td | 276 def DSPRegs : CPURegsClass<[v4i8, v2i16]>;
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenTarget.cpp | 85 case MVT::v2i16: return "MVT::v2i16"; in getEnumName()
|
| /external/llvm/include/llvm/IR/ |
| D | IntrinsicsMips.td | 16 def mips_v2q15_ty: LLVMType<v2i16>;
|
| D | Intrinsics.td | 139 def llvm_v2i16_ty : LLVMType<v2i16>; // 2 x i16
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64CallingConv.td | 63 CCIfType<[v4i8, v2i16], CCBitConvertToType<f32>>,
|