| /external/clang/tools/libclang/ |
| D | CXCursor.h | 174 bool isPseudo() const { in isPseudo() function
178 assert(isPseudo()); in getAsMacroDefinition()
182 assert(!isPseudo()); in getAsMacroExpansion()
186 assert(isPseudo()); in getPseudoLoc()
|
| D | CXCursor.cpp | 705 if (isPseudo()) in getName()
710 if (isPseudo()) in getDefinition()
715 if (isPseudo()) in getSourceRange()
|
| /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
| D | AMDGPUInstructions.td | 94 let isCodeGenOnly = 1, isPseudo = 1, usesCustomInserter = 1 in {
117 } // End isCodeGenOnly = 1, isPseudo = 1, hasCustomInserter = 1
|
| D | AMDILInstrInfo.td | 172 let isPseudo = 1;
|
| D | R600Instructions.td | 125 let isTerminator = 1, isBranch = 1, isPseudo = 1 in {
1100 let usesCustomInserter = 1, isPseudo = 1 in {
1137 } // End usesCustomInserter = 1, isPseudo = 1
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDGPUInstructions.td | 94 let isCodeGenOnly = 1, isPseudo = 1, usesCustomInserter = 1 in {
117 } // End isCodeGenOnly = 1, isPseudo = 1, hasCustomInserter = 1
|
| D | AMDILInstrInfo.td | 172 let isPseudo = 1;
|
| D | R600Instructions.td | 125 let isTerminator = 1, isBranch = 1, isPseudo = 1 in {
1100 let usesCustomInserter = 1, isPseudo = 1 in {
1137 } // End usesCustomInserter = 1, isPseudo = 1
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCInst.cpp | 40 return (!MCID->isPseudo() && in isCanon()
|
| /external/llvm/lib/CodeGen/ |
| D | ExpandPostRAPseudos.cpp | 198 if (!MI->isPseudo()) in runOnMachineFunction()
|
| /external/llvm/include/llvm/MC/ |
| D | MCInstrDesc.h | 203 bool isPseudo() const { in isPseudo() function
|
| /external/llvm/lib/Target/R600/ |
| D | AMDILInstrInfo.td | 108 let isPseudo = 1;
|
| D | AMDGPUInstructions.td | 179 let isCodeGenOnly = 1, isPseudo = 1 in {
227 } // End isCodeGenOnly = 1, isPseudo = 1
|
| D | R600Instructions.td | 721 let isPseudo = 1, isCodeGenOnly = 1, usesCustomInserter = 1 in {
730 } // end let isPseudo = 1, isCodeGenOnly = 1, usesCustomInserter = 1
920 let isCodeGenOnly = 1, isPseudo = 1, Namespace = "AMDGPU" in {
976 let isPseudo = 1;
1946 let isPseudo = 1 in {
2012 } // End isPseudo = 1
2033 let usesCustomInserter = 1, isCodeGenOnly = 1, isPseudo = 1, Namespace = "AMDGPU" in {
2044 } // end usesCustomInserter = 1, isCodeGenOnly = 1, isPseudo = 1, Namespace = "AMDGPU"
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonInstrFormats.td | 304 let isCodeGenOnly = 1, isPseudo = 1 in
309 let isCodeGenOnly = 1, isPseudo = 1 in
314 let isCodeGenOnly = 1, isPseudo = 1 in
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenInstruction.h | 249 bool isPseudo; variable
|
| D | PseudoLoweringEmitter.cpp | 141 if (Insn.isCodeGenOnly || Insn.isPseudo) in evaluateExpansion()
|
| D | InstrInfoEmitter.cpp | 453 if (Inst.isPseudo) OS << "|(1<<MCID::Pseudo)"; in emitRecord()
|
| D | CodeGenInstruction.cpp | 327 isPseudo = R->getValueAsBit("isPseudo"); in CodeGenInstruction()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsInstrFormats.td | 107 let isPseudo = 1;
122 let isPseudo = 1;
|
| D | MipsAsmPrinter.cpp | 89 if (I->isPseudo() && !Subtarget->inMips16Mode()) in EmitInstruction()
|
| D | MipsSEISelDAGToDAG.cpp | 98 if (MI->isPHI() || MI->isRegTiedToDefOperand(OpNo) || MI->isPseudo()) in replaceUsesWithZeroReg()
|
| /external/llvm/include/llvm/Target/ |
| D | Target.td | 381 bit isPseudo = 0; // Is this instruction a pseudo-instruction?
399 // FIXME: For now this is distinct from isPseudo, above, as code-gen-only
403 // the printer/emitter, we can remove this attribute and just use isPseudo.
406 // isPseudo: Does not have encoding information and should be expanded,
460 bit isPseudo = 1;
688 let isCodeGenOnly = 1, isPseudo = 1, Namespace = "TargetOpcode" in {
|
| /external/llvm/include/llvm/CodeGen/ |
| D | MachineInstr.h | 341 bool isPseudo(QueryType Type = IgnoreBundle) const {
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreInstrFormats.td | 29 let isPseudo = 1;
|