Searched defs:RegClass (Results 1 – 14 of 14) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | RegisterClassInfo.h | 45 std::unique_ptr<RCInfo[]> RegClass; variable
|
| D | RegisterScavenging.h | 156 unsigned scavengeRegister(const TargetRegisterClass *RegClass, int SPAdj) { in scavengeRegister()
|
| /external/llvm/lib/Target/R600/MCTargetDesc/ |
| D | SIMCCodeEmitter.cpp | 79 unsigned RegClass = Desc.OpInfo[OpNo].RegClass; in isSrcOperand() local
|
| /external/llvm/lib/Target/R600/ |
| D | SIISelLowering.cpp | 1181 static bool isVSrc(unsigned RegClass) { in isVSrc()
1187 static bool isSSrc(unsigned RegClass) { in isSSrc()
1328 unsigned RegClass, in ensureSRegLimit()
1402 unsigned RegClass = Desc->OpInfo[Op].RegClass; in foldOperands() local
1439 unsigned RegClass = Desc->OpInfo[Op].RegClass; in foldOperands() local
|
| D | AMDGPUISelDAGToDAG.cpp | 132 int RegClass = Desc.OpInfo[OpIdx].RegClass; in getOperandRegClass() local
290 SDValue RegClass = CurDAG->getTargetConstant(RegClassID, MVT::i32); in Select() local
|
| D | SIInstrInfo.cpp | 563 int RegClass = Desc.OpInfo[i].RegClass; in verifyInstruction() local
584 int RegClass = Desc.OpInfo[i].RegClass; in verifyInstruction() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 1566 SDValue RegClass = in createGPRPairNode() local
1577 SDValue RegClass = in createSRegPairNode() local
1588 SDValue RegClass = CurDAG->getTargetConstant(ARM::QPRRegClassID, MVT::i32); in createDRegPairNode() local
1598 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQPRRegClassID, MVT::i32); in createQRegPairNode() local
1609 SDValue RegClass = in createQuadSRegsNode() local
1624 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQPRRegClassID, MVT::i32); in createQuadDRegsNode() local
1638 SDValue RegClass = CurDAG->getTargetConstant(ARM::QQQQPRRegClassID, MVT::i32); in createQuadQRegsNode() local
|
| /external/llvm/lib/CodeGen/ |
| D | MachineRegisterInfo.cpp | 97 MachineRegisterInfo::createVirtualRegister(const TargetRegisterClass *RegClass){ in createVirtualRegister()
|
| D | TargetInstrInfo.cpp | 48 short RegClass = MCID.OpInfo[OpNum].RegClass; in getRegClass() local
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | FastISel.cpp | 1329 const TargetRegisterClass *RegClass = in constrainOperandRegClass() local
|
| D | ScheduleDAGRRList.cpp | 280 unsigned &RegClass, unsigned &Cost, in GetCostForDef()
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.cpp | 1259 CodeGenRegisterClass *RegClass = RegBank.getRegClasses()[i]; in computeUberSets() local
|
| D | CodeGenDAGPatterns.cpp | 1353 Record *RegClass = R->getValueAsDef("RegClass"); in getImplicitType() local
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 1592 int MipsAsmParser::matchRegisterByNumber(unsigned RegNum, unsigned RegClass) { in matchRegisterByNumber()
|