Home
last modified time | relevance | path

Searched refs:FPOW (Results 1 – 17 of 17) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h485 FNEG, FABS, FSQRT, FSIN, FCOS, FPOWI, FPOW, enumerator
/external/llvm/lib/CodeGen/
DBasicTargetTransformInfo.cpp572 case Intrinsic::pow: ISD = ISD::FPOW; break; in getIntrinsicInstrCost()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp190 case ISD::FPOW: return "fpow"; in getOperationName()
DLegalizeFloatTypes.cpp89 case ISD::FPOW: R = SoftenFloatRes_FPOW(N); break; in SoftenFloatResult()
832 case ISD::FPOW: ExpandFloatRes_FPOW(N, Lo, Hi); break; in ExpandFloatResult()
DLegalizeVectorOps.cpp281 case ISD::FPOW: in LegalizeOp()
DLegalizeVectorTypes.cpp109 case ISD::FPOW: in ScalarizeVectorResult()
633 case ISD::FPOW: in SplitVectorResult()
1584 case ISD::FPOW: in WidenVectorResult()
DLegalizeDAG.cpp3551 case ISD::FPOW: in ExpandNode()
4298 case ISD::FPOW: { in PromoteNode()
DSelectionDAGBuilder.cpp4480 return DAG.getNode(ISD::FPOW, dl, LHS.getValueType(), LHS, RHS); in expandPow()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1417 setOperationAction(ISD::FPOW, MVT::f64, Expand); in HexagonTargetLowering()
1418 setOperationAction(ISD::FPOW, MVT::f32, Expand); in HexagonTargetLowering()
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1536 setOperationAction(ISD::FPOW , MVT::f128, Expand); in SparcTargetLowering()
1537 setOperationAction(ISD::FPOW , MVT::f64, Expand); in SparcTargetLowering()
1538 setOperationAction(ISD::FPOW , MVT::f32, Expand); in SparcTargetLowering()
/external/llvm/lib/Target/R600/
DAMDGPUISelLowering.cpp126 setOperationAction(ISD::FPOW, MVT::f32, Legal); in AMDGPUTargetLowering()
341 setOperationAction(ISD::FPOW, VT, Expand); in AMDGPUTargetLowering()
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp167 setOperationAction(ISD::FPOW, MVT::f128, Expand); in AArch64TargetLowering()
276 setOperationAction(ISD::FPOW, MVT::f32, Expand); in AArch64TargetLowering()
277 setOperationAction(ISD::FPOW, MVT::f64, Expand); in AArch64TargetLowering()
400 setOperationAction(ISD::FPOW, MVT::v1f64, Expand); in AArch64TargetLowering()
501 setOperationAction(ISD::FPOW, VT.getSimpleVT(), Expand); in addTypeForNEON()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td378 def fpow : SDNode<"ISD::FPOW" , SDTFPBinOp>;
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp333 setOperationAction(ISD::FPOW, MVT::f32, Expand); in MipsTargetLowering()
334 setOperationAction(ISD::FPOW, MVT::f64, Expand); in MipsTargetLowering()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp463 setOperationAction(ISD::FPOW, MVT::v2f64, Expand); in ARMTargetLowering()
481 setOperationAction(ISD::FPOW, MVT::v4f32, Expand); in ARMTargetLowering()
498 setOperationAction(ISD::FPOW, MVT::v2f32, Expand); in ARMTargetLowering()
811 setOperationAction(ISD::FPOW, MVT::f64, Expand); in ARMTargetLowering()
812 setOperationAction(ISD::FPOW, MVT::f32, Expand); in ARMTargetLowering()
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp166 setOperationAction(ISD::FPOW , MVT::f64, Expand); in PPCTargetLowering()
172 setOperationAction(ISD::FPOW , MVT::f32, Expand); in PPCTargetLowering()
461 setOperationAction(ISD::FPOW, VT, Expand); in PPCTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp791 setOperationAction(ISD::FPOW , MVT::f32 , Expand); in resetOperationActions()
792 setOperationAction(ISD::FPOW , MVT::f64 , Expand); in resetOperationActions()
793 setOperationAction(ISD::FPOW , MVT::f80 , Expand); in resetOperationActions()
846 setOperationAction(ISD::FPOW, VT, Expand); in resetOperationActions()