Home
last modified time | relevance | path

Searched refs:NON_EXTLOAD (Results 1 – 24 of 24) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h740 NON_EXTLOAD = 0, enumerator
DSelectionDAGNodes.h2007 return Ld && Ld->getExtensionType() == ISD::NON_EXTLOAD &&
2015 cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;
/external/llvm/lib/Target/MSP430/
DMSP430ISelDAGToDAG.cpp306 if (AM != ISD::POST_INC || LD->getExtensionType() != ISD::NON_EXTLOAD) in isValidIndexedLoad()
DMSP430ISelLowering.cpp1119 if (LD->getExtensionType() != ISD::NON_EXTLOAD) in getPostIndexedAddressParts()
/external/llvm/lib/Target/SystemZ/
DSystemZOperators.td239 return cast<LoadSDNode>(N)->getExtensionType() != ISD::NON_EXTLOAD;
DSystemZISelLowering.cpp1212 case ISD::NON_EXTLOAD: in isNaturalMemoryOperand()
/external/llvm/lib/Target/R600/
DAMDGPUISelLowering.cpp1130 if (ExtType != ISD::NON_EXTLOAD && !VT.isVector() && VT.getSizeInBits() > 32) { in LowerLOAD()
1148 if (ExtType == ISD::NON_EXTLOAD && VT.getSizeInBits() < 32) { in LowerLOAD()
1184 ExtType == ISD::NON_EXTLOAD || Load->getMemoryVT().bitsGE(MVT::i32)) in LowerLOAD()
DR600ISelLowering.cpp1526 ((LoadNode->getExtensionType() == ISD::NON_EXTLOAD) || in LowerLOAD()
/external/llvm/lib/CodeGen/SelectionDAG/
DLegalizeFloatTypes.cpp518 if (L->getExtensionType() == ISD::NON_EXTLOAD) { in SoftenFloatRes_LOAD()
531 NewL = DAG.getLoad(L->getAddressingMode(), ISD::NON_EXTLOAD, in SoftenFloatRes_LOAD()
DLegalizeVectorOps.cpp202 if (LD->getMemoryVT().isVector() && ExtType != ISD::NON_EXTLOAD) { in LegalizeOp()
DDAGCombiner.cpp2729 case ISD::NON_EXTLOAD: B = true; break; in visitAND()
5668 ISD::LoadExtType ExtType = ISD::NON_EXTLOAD; in ReduceLoadWidth()
5766 if (LN0->getExtensionType() != ISD::NON_EXTLOAD && in ReduceLoadWidth()
5792 if (ExtType == ISD::NON_EXTLOAD) in ReduceLoadWidth()
8030 if (LD->getExtensionType() == ISD::NON_EXTLOAD) { in visitLOAD()
9339 if (Ld->getExtensionType() != ISD::NON_EXTLOAD) in MergeConsecutiveStores()
11074 if (LLD->getExtensionType() == ISD::NON_EXTLOAD) { in SimplifySelectOps()
DSelectionDAG.cpp4673 ExtType = ISD::NON_EXTLOAD; in getLoad()
4674 } else if (ExtType == ISD::NON_EXTLOAD) { in getLoad()
4724 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad()
4733 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad()
DLegalizeDAG.cpp533 if (HiExtType == ISD::NON_EXTLOAD) in ExpandUnalignedLoad()
887 if (ExtType == ISD::NON_EXTLOAD) { in LegalizeLoadOps()
DTargetLowering.cpp1340 if (Lod->getExtensionType() != ISD::NON_EXTLOAD) in SimplifySetCC()
DLegalizeVectorTypes.cpp2236 if (ExtType != ISD::NON_EXTLOAD) in WidenVecRes_LOAD()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td625 return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp426 assert(LD->getExtensionType() == ISD::NON_EXTLOAD && in LowerLOAD()
/external/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp420 LD->getExtensionType() != ISD::NON_EXTLOAD) in isCalleeLoad()
DX86InstrInfo.td833 if (ExtType == ISD::NON_EXTLOAD)
851 if (ExtType == ISD::NON_EXTLOAD)
DX86ISelLowering.cpp20840 !DCI.isBeforeLegalizeOps() && !IsAligned && Ext == ISD::NON_EXTLOAD) { in PerformLOADCombine()
22080 if (LD->getExtensionType() == ISD::NON_EXTLOAD /*&& in IsDesirableToPromoteOp()
/external/llvm/lib/Target/NVPTX/
DNVPTXISelLowering.cpp1442 assert(LD->getExtensionType() == ISD::NON_EXTLOAD); in LowerLOADi1()
/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp918 if (ExtType == ISD::NON_EXTLOAD) in SelectIndexedLoad()
DAArch64ISelLowering.cpp1769 ISD::LoadExtType ExtType = ISD::NON_EXTLOAD; in LowerFormalArguments()
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp2048 if ((VT == MVT::i64) && (ExtType == ISD::NON_EXTLOAD)) { in lowerLOAD()