/external/llvm/test/CodeGen/AArch64/ |
D | nzcv-save.ll | 3 ; CHECK: mrs [[NZCV_SAVE:x[0-9]+]], NZCV 4 ; CHECK: msr NZCV, [[NZCV_SAVE]]
|
D | regress-f128csel-flags.ll | 3 ; We used to not mark NZCV as being used in the continuation basic-block 21 ; function call since bl may corrupt NZCV. We were doing the right thing anyway,
|
D | arm64-regress-f128csel-flags.ll | 3 ; We used to not mark NZCV as being used in the continuation basic-block 21 ; function call since bl may corrupt NZCV. We were doing the right thing anyway,
|
D | regress-fp128-livein.ll | 3 ; Regression test for NZCV reg live-in not being added to fp128csel IfTrue BB,
|
D | flags-multiuse.ll | 26 ; acceptable, but assuming the call preserves NZCV is not.
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.cpp | 319 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel() 346 if (DefMI->findRegisterDefOperandIdx(AArch64::NZCV, true) == -1) in canFoldIntoCSel() 707 int Cmp_NZCV = CmpInstr->findRegisterDefOperandIdx(AArch64::NZCV, true); in optimizeCompareInstr() 774 if (Instr.modifiesRegister(AArch64::NZCV, TRI) || in optimizeCompareInstr() 775 Instr.readsRegister(AArch64::NZCV, TRI)) in optimizeCompareInstr() 827 if (MO.isRegMask() && MO.clobbersPhysReg(AArch64::NZCV)) { in optimizeCompareInstr() 831 if (!MO.isReg() || MO.getReg() != AArch64::NZCV) in optimizeCompareInstr() 882 if (MBB->isLiveIn(AArch64::NZCV)) in optimizeCompareInstr() 892 MI->addRegisterDefined(AArch64::NZCV, TRI); in optimizeCompareInstr() 1561 if (DestReg == AArch64::NZCV) { in copyPhysReg() [all …]
|
D | AArch64ConditionalCompares.cpp | 303 if (!I->readsRegister(AArch64::NZCV)) { in findConvertibleCompare() 354 MIOperands(I).analyzePhysReg(AArch64::NZCV, TRI); in findConvertibleCompare() 425 if (&I != CmpMI && I.modifiesRegister(AArch64::NZCV, TRI)) { in canSpeculateInstrs() 649 unsigned NZCV = AArch64CC::getNZCVToSatisfyCondCode(CmpBBTailCC); in convert() local 663 MIB.addImm(NZCV).addImm(HeadCmpBBCC); in convert()
|
D | AArch64InstrFormats.td | 859 // FIXME: Some of these def NZCV, others don't. Best way to model that? 878 let Defs = [NZCV] in 1003 [(AArch64brcond bb:$target, imm:$cond, NZCV)]>, 1007 let Uses = [NZCV]; 1207 let Uses = [NZCV]; 1222 [(set regtype:$Rd, (OpNode regtype:$Rn, regtype:$Rm, NZCV))]>; 1227 [(set regtype:$Rd, (OpNode regtype:$Rn, regtype:$Rm, NZCV)), 1228 (implicit NZCV)]> { 1229 let Defs = [NZCV]; 1693 let isCompare = 1, Defs = [NZCV] in { [all …]
|
D | AArch64RegisterInfo.td | 122 def NZCV : AArch64Reg<0, "nzcv">; 201 def CCR : RegisterClass<"AArch64", [i32], 32, (add NZCV)> {
|
/external/vixl/test/ |
D | test-assembler-a64.cc | 3685 __ Mrs(x0, NZCV); in TEST() 3688 __ Mrs(x1, NZCV); in TEST() 3691 __ Mrs(x2, NZCV); in TEST() 3694 __ Mrs(x3, NZCV); in TEST() 3697 __ Mrs(x4, NZCV); in TEST() 3700 __ Mrs(x5, NZCV); in TEST() 3703 __ Mrs(x6, NZCV); in TEST() 3706 __ Mrs(x7, NZCV); in TEST() 3737 __ Mrs(x0, NZCV); in TEST() 3740 __ Mrs(x1, NZCV); in TEST() [all …]
|
D | test-utils-a64.cc | 389 __ Mrs(tmp, NZCV); in Dump()
|
D | test-simulator-a64.cc | 562 __ Mrs(flags, NZCV); in TestCmp_Helper() 682 __ Mrs(flags, NZCV); in TestCmpZero_Helper()
|
D | test-disasm-a64.cc | 1527 COMPARE(mrs(x0, NZCV), "mrs x0, nzcv"); in TEST() 1528 COMPARE(mrs(x30, NZCV), "mrs x30, nzcv"); in TEST() 1538 COMPARE(msr(NZCV, x0), "msr nzcv, x0"); in TEST() 1539 COMPARE(msr(NZCV, x30), "msr nzcv, x30"); in TEST()
|
/external/chromium_org/v8/test/cctest/ |
D | test-assembler-arm64.cc | 181 __ Msr(NZCV, xzr); \ 4379 __ Mrs(x0, NZCV); in TEST() 4382 __ Mrs(x1, NZCV); in TEST() 4385 __ Mrs(x2, NZCV); in TEST() 4388 __ Mrs(x3, NZCV); in TEST() 4391 __ Mrs(x4, NZCV); in TEST() 4394 __ Mrs(x5, NZCV); in TEST() 4397 __ Mrs(x6, NZCV); in TEST() 4400 __ Mrs(x7, NZCV); in TEST() 4432 __ Mrs(x0, NZCV); in TEST() [all …]
|
D | test-utils-arm64.cc | 391 __ Mrs(tmp, NZCV); in Dump()
|
D | test-disasm-arm64.cc | 1574 COMPARE(mrs(x0, NZCV), "mrs x0, nzcv"); in TEST_() 1575 COMPARE(mrs(lr, NZCV), "mrs lr, nzcv"); in TEST_() 1585 COMPARE(msr(NZCV, x0), "msr nzcv, x0"); in TEST_() 1586 COMPARE(msr(NZCV, x30), "msr nzcv, lr"); in TEST_()
|
/external/chromium_org/v8/src/arm64/ |
D | simulator-arm64.cc | 86 case NZCV: in DefaultValueFor() 399 nzcv_ = SimSystemRegister::DefaultValueFor(NZCV); in ResetState() 867 LogSystemRegister(NZCV); in AddWithCarry() 991 LogSystemRegister(NZCV); in FPCompare() 1059 PrintSystemRegister(NZCV); in PrintSystemRegisters() 1127 case NZCV: in PrintSystemRegister() 1486 LogSystemRegister(NZCV); in LogicalHelper() 1527 LogSystemRegister(NZCV); in ConditionalCompareHelper() 2418 LogSystemRegister(NZCV); in VisitFPConditionalCompare() 3193 case NZCV: set_xreg(instr->Rt(), nzcv().RawValue()); break; in VisitSystem() [all …]
|
D | constants-arm64.h | 214 M_(NZCV, Flags_mask) \ 379 NZCV = ((0x1 << SysO0_offset) | enumerator
|
D | disasm-arm64.cc | 1162 case NZCV: form = "'Xt, nzcv"; break; in VisitSystem() 1171 case NZCV: form = "nzcv, 'Xt"; break; in VisitSystem()
|
/external/valgrind/main/none/tests/arm/ |
D | v6intThumb.stdout.exp | 350 uxtb r1, r2 :: rd 0x00000027 rm 0x31415927, c:v-in 3, cpsr 0xf0000000 NZCV 351 uxtb r1, r2 :: rd 0x00000097 rm 0x31415997, c:v-in 3, cpsr 0xf0000000 NZCV 359 sxtb r1, r2 :: rd 0x00000027 rm 0x31415927, c:v-in 3, cpsr 0xf0000000 NZCV 360 sxtb r1, r2 :: rd 0xffffff97 rm 0x31415997, c:v-in 3, cpsr 0xf0000000 NZCV 368 uxth r1, r2 :: rd 0x00005927 rm 0x31415927, c:v-in 3, cpsr 0xf0000000 NZCV 369 uxth r1, r2 :: rd 0x00009597 rm 0x31419597, c:v-in 3, cpsr 0xf0000000 NZCV 377 sxth r1, r2 :: rd 0x00005927 rm 0x31415927, c:v-in 3, cpsr 0xf0000000 NZCV 378 sxth r1, r2 :: rd 0xffff9597 rm 0x31419597, c:v-in 3, cpsr 0xf0000000 NZCV 518 add r5, r12 :: rd 0x4375af9f rm 0x12345678, c:v-in 3, cpsr 0xf0000000 NZCV 519 add r4, r9 :: rd 0x4375af9f rm 0x12345678, c:v-in 3, cpsr 0xf0000000 NZCV [all …]
|
/external/vixl/src/a64/ |
D | constants-a64.h | 138 M_(NZCV, Flags_mask) \ 269 NZCV = ((0x1 << SysO0_offset) | enumerator
|
D | simulator-a64.cc | 51 case NZCV: in DefaultValueFor() 97 nzcv_ = SimSystemRegister::DefaultValueFor(NZCV); in ResetState() 2340 case NZCV: set_xreg(instr->Rt(), nzcv().RawValue()); break; in VisitSystem() 2348 case NZCV: nzcv().SetRawValue(xreg(instr->Rt())); break; in VisitSystem()
|
D | disasm-a64.cc | 1170 case NZCV: form = "'Xt, nzcv"; break; in VisitSystem() 1179 case NZCV: form = "nzcv, 'Xt"; break; in VisitSystem()
|
/external/valgrind/main/docs/internals/ |
D | register-uses.txt | 158 NZCV "Status register"
|
/external/llvm/lib/Target/AArch64/Utils/ |
D | AArch64BaseInfo.cpp | 396 {"nzcv", NZCV},
|