1set(LLVM_TARGET_DEFINITIONS AMDGPU.td) 2 3tablegen(LLVM AMDGPUGenRegisterInfo.inc -gen-register-info) 4tablegen(LLVM AMDGPUGenInstrInfo.inc -gen-instr-info) 5tablegen(LLVM AMDGPUGenDAGISel.inc -gen-dag-isel) 6tablegen(LLVM AMDGPUGenCallingConv.inc -gen-callingconv) 7tablegen(LLVM AMDGPUGenSubtargetInfo.inc -gen-subtarget) 8tablegen(LLVM AMDGPUGenIntrinsics.inc -gen-tgt-intrinsic) 9tablegen(LLVM AMDGPUGenMCCodeEmitter.inc -gen-emitter -mc-emitter) 10tablegen(LLVM AMDGPUGenDFAPacketizer.inc -gen-dfa-packetizer) 11tablegen(LLVM AMDGPUGenAsmWriter.inc -gen-asm-writer) 12add_public_tablegen_target(AMDGPUCommonTableGen) 13 14add_llvm_target(R600CodeGen 15 AMDILCFGStructurizer.cpp 16 AMDGPUAsmPrinter.cpp 17 AMDGPUFrameLowering.cpp 18 AMDGPUIntrinsicInfo.cpp 19 AMDGPUISelDAGToDAG.cpp 20 AMDGPUMCInstLower.cpp 21 AMDGPUMachineFunction.cpp 22 AMDGPUSubtarget.cpp 23 AMDGPUTargetMachine.cpp 24 AMDGPUTargetTransformInfo.cpp 25 AMDGPUISelLowering.cpp 26 AMDGPUInstrInfo.cpp 27 AMDGPUPromoteAlloca.cpp 28 AMDGPURegisterInfo.cpp 29 R600ClauseMergePass.cpp 30 R600ControlFlowFinalizer.cpp 31 R600EmitClauseMarkers.cpp 32 R600ExpandSpecialInstrs.cpp 33 R600InstrInfo.cpp 34 R600ISelLowering.cpp 35 R600MachineFunctionInfo.cpp 36 R600MachineScheduler.cpp 37 R600OptimizeVectorRegisters.cpp 38 R600Packetizer.cpp 39 R600RegisterInfo.cpp 40 R600TextureIntrinsicsReplacer.cpp 41 SIAnnotateControlFlow.cpp 42 SIFixSGPRCopies.cpp 43 SIFixSGPRLiveRanges.cpp 44 SIInsertWaits.cpp 45 SIInstrInfo.cpp 46 SIISelLowering.cpp 47 SILowerControlFlow.cpp 48 SILowerI1Copies.cpp 49 SIMachineFunctionInfo.cpp 50 SIRegisterInfo.cpp 51 SITypeRewriter.cpp 52 ) 53 54add_subdirectory(InstPrinter) 55add_subdirectory(TargetInfo) 56add_subdirectory(MCTargetDesc) 57