/external/llvm/lib/Target/PowerPC/ |
D | PPCTargetTransformInfo.cpp | 298 if (ISD == ISD::INSERT_VECTOR_ELT) in getVectorInstrCost() 306 ISD == ISD::INSERT_VECTOR_ELT) in getVectorInstrCost()
|
D | PPCISelLowering.cpp | 461 setOperationAction(ISD::INSERT_VECTOR_ELT, VT, Expand); in PPCTargetLowering() 647 setOperationAction(ISD::INSERT_VECTOR_ELT , MVT::v4f64, Expand); in PPCTargetLowering() 697 setOperationAction(ISD::INSERT_VECTOR_ELT , MVT::v4f32, Expand); in PPCTargetLowering() 739 setOperationAction(ISD::INSERT_VECTOR_ELT , MVT::v4i1, Expand); in PPCTargetLowering()
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 262 INSERT_VECTOR_ELT, enumerator
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | AMDILISelLowering.cpp | 385 ISD::INSERT_VECTOR_ELT, in LowerBUILD_VECTOR() 396 ISD::INSERT_VECTOR_ELT, in LowerBUILD_VECTOR() 407 ISD::INSERT_VECTOR_ELT, in LowerBUILD_VECTOR()
|
/external/llvm/lib/Target/R600/ |
D | R600ISelLowering.cpp | 155 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v2i32, Custom); in R600TargetLowering() 156 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v2f32, Custom); in R600TargetLowering() 157 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v4i32, Custom); in R600TargetLowering() 158 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v4f32, Custom); in R600TargetLowering() 164 setTargetDAGCombine(ISD::INSERT_VECTOR_ELT); in R600TargetLowering() 584 case ISD::INSERT_VECTOR_ELT: return LowerINSERT_VECTOR_ELT(Op, DAG); in LowerOperation() 969 SDValue Insert = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, Op.getValueType(), in LowerINSERT_VECTOR_ELT() 1882 case ISD::INSERT_VECTOR_ELT: { in PerformDAGCombine()
|
D | SIISelLowering.cpp | 186 case ISD::INSERT_VECTOR_ELT: in SITargetLowering()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeTypesGeneric.cpp | 439 NewVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NewVecVT, NewVec, Lo, Idx); in ExpandOp_INSERT_VECTOR_ELT() 443 NewVec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NewVecVT, NewVec, Hi, Idx); in ExpandOp_INSERT_VECTOR_ELT()
|
D | LegalizeVectorTypes.cpp | 59 case ISD::INSERT_VECTOR_ELT: R = ScalarizeVecRes_INSERT_VECTOR_ELT(N); break; in ScalarizeVectorResult() 594 case ISD::INSERT_VECTOR_ELT: SplitVecRes_INSERT_VECTOR_ELT(N, Lo, Hi); break; in SplitVectorResult() 891 Lo = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, in SplitVecRes_INSERT_VECTOR_ELT() 894 Hi = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, Hi.getValueType(), Hi, Elt, in SplitVecRes_INSERT_VECTOR_ELT() 1729 case ISD::INSERT_VECTOR_ELT: Res = WidenVecRes_INSERT_VECTOR_ELT(N); break; in WidenVectorResult() 1944 VecOp = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NextVT, VecOp, in WidenVecRes_BinaryCanTrap() 2403 return DAG.getNode(ISD::INSERT_VECTOR_ELT, SDLoc(N), in WidenVecRes_INSERT_VECTOR_ELT() 2977 VecOp = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NewVecVT, VecOp, LdOps[i], in BuildVectorFromScalar()
|
D | SelectionDAGDumper.cpp | 202 case ISD::INSERT_VECTOR_ELT: return "insert_vector_elt"; in getOperationName()
|
D | LegalizeIntegerTypes.cpp | 87 case ISD::INSERT_VECTOR_ELT: in PromoteIntegerResult() 845 case ISD::INSERT_VECTOR_ELT: in PromoteIntegerOperand() 2520 case ISD::INSERT_VECTOR_ELT: Res = ExpandOp_INSERT_VECTOR_ELT(N); break; in ExpandIntegerOperand() 3058 return DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, NOutVT, in PromoteIntRes_INSERT_VECTOR_ELT()
|
D | DAGCombiner.cpp | 1374 case ISD::INSERT_VECTOR_ELT: return visitINSERT_VECTOR_ELT(N); in visit() 10855 if (InVec.getOpcode() == ISD::INSERT_VECTOR_ELT && InVec.hasOneUse() in visitINSERT_VECTOR_ELT() 10861 SDValue NewOp = DAG.getNode(ISD::INSERT_VECTOR_ELT, SDLoc(N), VT, in visitINSERT_VECTOR_ELT() 10864 return DAG.getNode(ISD::INSERT_VECTOR_ELT, SDLoc(InVec.getNode()), in visitINSERT_VECTOR_ELT()
|
D | LegalizeDAG.cpp | 3141 case ISD::INSERT_VECTOR_ELT: in ExpandNode()
|
D | SelectionDAG.cpp | 3408 if (N1.getOpcode() == ISD::INSERT_VECTOR_ELT) { in getNode()
|
D | SelectionDAGBuilder.cpp | 3095 setValue(&I, DAG.getNode(ISD::INSERT_VECTOR_ELT, getCurSDLoc(), in visitInsertElement()
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 1328 setOperationAction(ISD::INSERT_VECTOR_ELT, VT, Expand); in HexagonTargetLowering() 1346 setOperationAction(ISD::INSERT_VECTOR_ELT, VT, Custom); in HexagonTargetLowering() 2300 SDValue Width = DAG.getConstant(Op.getOpcode() == ISD::INSERT_VECTOR_ELT ? in LowerINSERT_VECTOR() 2386 case ISD::INSERT_VECTOR_ELT: return LowerINSERT_VECTOR(Op, DAG); in LowerOperation()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 106 setOperationAction(ISD::INSERT_VECTOR_ELT, VT, Custom); in addTypeForNEON() 566 setTargetDAGCombine(ISD::INSERT_VECTOR_ELT); in ARMTargetLowering() 1374 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult() 1388 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult() 3012 ArgValue = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, in LowerFormalArguments() 3014 ArgValue = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, in LowerFormalArguments() 5088 DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, DAG.getUNDEF(VT), in LowerBUILD_VECTOR() 5107 N = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, Ops); in LowerBUILD_VECTOR() 5171 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, Vec, V, LaneIdx); in LowerBUILD_VECTOR() 5668 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Val, in LowerCONCAT_VECTORS() [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.cpp | 497 setTargetDAGCombine(ISD::INSERT_VECTOR_ELT); in AArch64TargetLowering() 650 setOperationAction(ISD::INSERT_VECTOR_ELT, VT.getSimpleVT(), Custom); in addTypeForNEON() 1978 case ISD::INSERT_VECTOR_ELT: in LowerOperation() 5301 ISD::INSERT_VECTOR_ELT, dl, VT, DstVec, in LowerVECTOR_SHUFFLE() 5989 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, Val, V, LaneIdx); in LowerBUILD_VECTOR() 6036 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, VT, Vec, V, LaneIdx); in LowerBUILD_VECTOR() 6047 assert(Op.getOpcode() == ISD::INSERT_VECTOR_ELT && "Unknown opcode!"); in LowerINSERT_VECTOR_ELT() 6072 SDValue Node = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, WideTy, WideVec, in LowerINSERT_VECTOR_ELT() 7956 if (StVal.getOpcode() != ISD::INSERT_VECTOR_ELT) in replaceSplatVectorStore() 7969 if (NextInsertElt.getOpcode() != ISD::INSERT_VECTOR_ELT) in replaceSplatVectorStore() [all …]
|
/external/llvm/lib/Target/Mips/ |
D | MipsSEISelLowering.cpp | 257 setOperationAction(ISD::INSERT_VECTOR_ELT, Ty, Legal); in addMSAIntType() 306 setOperationAction(ISD::INSERT_VECTOR_ELT, Ty, Legal); in addMSAFloatType() 1918 return DAG.getNode(ISD::INSERT_VECTOR_ELT, SDLoc(Op), Op->getValueType(0), in lowerINTRINSIC_WO_CHAIN() 2386 Vector = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, ResTy, Vector, in lowerBUILD_VECTOR()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 684 setOperationAction(ISD::INSERT_VECTOR_ELT, VT, Expand); in X86TargetLowering() 775 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v1i64, Expand); in X86TargetLowering() 836 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v8i16, Custom); in X86TargetLowering() 837 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v4i32, Custom); in X86TargetLowering() 838 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v4f32, Custom); in X86TargetLowering() 885 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v2f64, Custom); in X86TargetLowering() 889 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v2i64, Custom); in X86TargetLowering() 983 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v16i8, Custom); in X86TargetLowering() 984 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v8i16, Custom); in X86TargetLowering() 985 setOperationAction(ISD::INSERT_VECTOR_ELT, MVT::v4i32, Custom); in X86TargetLowering() [all …]
|
/external/llvm/include/llvm/Target/ |
D | TargetSelectionDAG.td | 388 def insertelt : SDNode<"ISD::INSERT_VECTOR_ELT", SDTVecInsert>; 499 def vector_insert : SDNode<"ISD::INSERT_VECTOR_ELT",
|
/external/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 1575 case InsertElement: return ISD::INSERT_VECTOR_ELT; in InstructionOpcodeToISD()
|