/external/skia/src/gpu/gl/ |
D | GrGLSL_impl.h | 25 inline Self GrGLSLExpr<Self>::Mul(T0 in0, T1 in1) { in Mul() function 100 return GrGLSLExpr1::Mul(in0, in1); 140 return GrGLSLExpr4::Mul(in0, in1); 152 return GrGLSLExpr4::Mul(in0, in1); 164 return GrGLSLExpr4::Mul(in0, in1);
|
D | GrGLSL.h | 187 static Self Mul(T0 in0, T1 in1);
|
/external/clang/test/SemaTemplate/ |
D | alias-church-numerals.cpp | 23 typename X> using Mul = A<PartialApply<B,F>::template R, X>; typedef 26 template<template<typename> class F, typename X> using Sixteen = Mul<Four, Four, F, X>; 27 template<template<typename> class F, typename X> using TwoHundredAndFiftySix = Mul<Sixteen, Sixteen…
|
/external/llvm/unittests/Transforms/Utils/ |
D | Cloning.cpp | 66 BinaryOperator *Mul = BinaryOperator::Create(Instruction::Mul, V, V); in TEST_F() local 70 BinaryOperator *MulClone = this->clone(Mul); in TEST_F() 83 Mul->setHasNoUnsignedWrap(); in TEST_F() 87 MulClone = this->clone(Mul); in TEST_F() 100 Mul->setHasNoSignedWrap(); in TEST_F() 104 MulClone = this->clone(Mul); in TEST_F() 117 Mul->setHasNoUnsignedWrap(false); in TEST_F() 121 MulClone = this->clone(Mul); in TEST_F()
|
/external/llvm/lib/Transforms/Scalar/ |
D | Reassociate.cpp | 455 assert((Opcode == Instruction::Mul || Opcode == Instruction::FMul) && in IncorporateWeight() 694 if ((Opcode == Instruction::Mul && BinaryOperator::isNeg(BO)) || in LinearizeExprTree() 1049 BinaryOperator *Mul = in ConvertShiftToMul() local 1052 Mul->takeName(Shl); in ConvertShiftToMul() 1055 Shl->replaceAllUsesWith(Mul); in ConvertShiftToMul() 1056 Mul->setDebugLoc(Shl->getDebugLoc()); in ConvertShiftToMul() 1064 Mul->setHasNoSignedWrap(true); in ConvertShiftToMul() 1065 Mul->setHasNoUnsignedWrap(NUW); in ConvertShiftToMul() 1066 return Mul; in ConvertShiftToMul() 1113 BinaryOperator *BO = isReassociableOp(V, Instruction::Mul, Instruction::FMul); in RemoveFactorFromExpression() [all …]
|
D | StraightLineStrengthReduce.cpp | 85 Mul, // (B + i) * S enumerator 303 if (C.CandidateKind == Candidate::Mul) { in isSimplestForm() 364 case Instruction::Mul: in allocateCandidatesAndFindBasis() 414 allocateCandidatesAndFindBasis(Candidate::Mul, SE->getSCEV(B), Idx, RHS, I); in allocateCandidatesAndFindBasisForMul() 418 allocateCandidatesAndFindBasis(Candidate::Mul, SE->getSCEV(LHS), Zero, RHS, in allocateCandidatesAndFindBasisForMul() 601 case Candidate::Mul: in rewriteCandidateWithBasis()
|
D | LoopStrengthReduce.cpp | 319 if (const SCEVMulExpr *Mul = dyn_cast<SCEVMulExpr>(S)) in DoInitialMatch() local 320 if (Mul->getOperand(0)->isAllOnesValue()) { in DoInitialMatch() 321 SmallVector<const SCEV *, 4> Ops(Mul->op_begin()+1, Mul->op_end()); in DoInitialMatch() 592 if (const SCEVMulExpr *Mul = dyn_cast<SCEVMulExpr>(LHS)) { in getExactSDiv() local 593 if (IgnoreSignificantBits || isMulSExtable(Mul, SE)) { in getExactSDiv() 596 for (SCEVMulExpr::op_iterator I = Mul->op_begin(), E = Mul->op_end(); in getExactSDiv() 776 if (const SCEVMulExpr *Mul = dyn_cast<SCEVMulExpr>(S)) { in isHighCostExpansion() local 777 if (Mul->getNumOperands() == 2) { in isHighCostExpansion() 779 if (isa<SCEVConstant>(Mul->getOperand(0))) in isHighCostExpansion() 780 return isHighCostExpansion(Mul->getOperand(1), Processed, SE); in isHighCostExpansion() [all …]
|
/external/valgrind/VEX/priv/ |
D | host_tilegx_defs.c | 247 if (instr->GXin.Mul.widening == False) { in ppTILEGXInstr() 249 ppHRegTILEGX(instr->GXin.Mul.dst); in ppTILEGXInstr() 251 ppHRegTILEGX(instr->GXin.Mul.srcL); in ppTILEGXInstr() 253 ppHRegTILEGX(instr->GXin.Mul.srcR); in ppTILEGXInstr() 256 vex_printf("%s ", instr->GXin.Mul.syned ? "mull32s" : "mull32u"); in ppTILEGXInstr() 257 ppHRegTILEGX(instr->GXin.Mul.dst); in ppTILEGXInstr() 259 ppHRegTILEGX(instr->GXin.Mul.srcL); in ppTILEGXInstr() 261 ppHRegTILEGX(instr->GXin.Mul.srcR); in ppTILEGXInstr() 789 i->GXin.Mul.syned = syned; in TILEGXInstr_Mul() 790 i->GXin.Mul.widening = wid; /* widen=True else False */ in TILEGXInstr_Mul() [all …]
|
D | host_mips_defs.c | 822 i->Min.Mul.syned = syned; in MIPSInstr_Mul() 823 i->Min.Mul.widening = wid; /* widen=True else False */ in MIPSInstr_Mul() 824 i->Min.Mul.sz32 = sz32; /* True = 32 bits */ in MIPSInstr_Mul() 825 i->Min.Mul.dst = dst; in MIPSInstr_Mul() 826 i->Min.Mul.srcL = srcL; in MIPSInstr_Mul() 827 i->Min.Mul.srcR = srcR; in MIPSInstr_Mul() 1233 switch (i->Min.Mul.widening) { in ppMIPSInstr() 1236 ppHRegMIPS(i->Min.Mul.dst, mode64); in ppMIPSInstr() 1238 ppHRegMIPS(i->Min.Mul.srcL, mode64); in ppMIPSInstr() 1240 ppHRegMIPS(i->Min.Mul.srcR, mode64); in ppMIPSInstr() [all …]
|
D | host_arm64_defs.c | 988 i->ARM64in.Mul.dst = dst; in ARM64Instr_Mul() 989 i->ARM64in.Mul.argL = argL; in ARM64Instr_Mul() 990 i->ARM64in.Mul.argR = argR; in ARM64Instr_Mul() 991 i->ARM64in.Mul.op = op; in ARM64Instr_Mul() 1535 vex_printf("%s ", showARM64MulOp(i->ARM64in.Mul.op)); in ppARM64Instr() 1536 ppHRegARM64(i->ARM64in.Mul.dst); in ppARM64Instr() 1538 ppHRegARM64(i->ARM64in.Mul.argL); in ppARM64Instr() 1540 ppHRegARM64(i->ARM64in.Mul.argR); in ppARM64Instr() 2046 addHRegUse(u, HRmWrite, i->ARM64in.Mul.dst); in getRegUsage_ARM64Instr() 2047 addHRegUse(u, HRmRead, i->ARM64in.Mul.argL); in getRegUsage_ARM64Instr() [all …]
|
/external/llvm/lib/Analysis/ |
D | ScalarEvolution.cpp | 298 const SCEVMulExpr *Mul = dyn_cast<SCEVMulExpr>(this); in isNonConstantNegative() local 299 if (!Mul) return false; in isNonConstantNegative() 302 const SCEVConstant *SC = dyn_cast<SCEVConstant>(Mul->getOperand(0)); in isNonConstantNegative() 1870 const SCEVMulExpr *Mul = dyn_cast<SCEVMulExpr>(Ops[i]); in CollectAddOperandsWithScales() local 1871 if (Mul && isa<SCEVConstant>(Mul->getOperand(0))) { in CollectAddOperandsWithScales() 1873 Scale * cast<SCEVConstant>(Mul->getOperand(0))->getValue()->getValue(); in CollectAddOperandsWithScales() 1874 if (Mul->getNumOperands() == 2 && isa<SCEVAddExpr>(Mul->getOperand(1))) { in CollectAddOperandsWithScales() 1876 const SCEVAddExpr *Add = cast<SCEVAddExpr>(Mul->getOperand(1)); in CollectAddOperandsWithScales() 1884 SmallVector<const SCEV *, 4> MulOps(Mul->op_begin()+1, Mul->op_end()); in CollectAddOperandsWithScales() 2009 const SCEV *Mul = getMulExpr(Scale, Ops[i]); in getAddExpr() local [all …]
|
/external/llvm/include/llvm/IR/ |
D | Operator.h | 110 I->getOpcode() == Instruction::Mul || in classof() 116 CE->getOpcode() == Instruction::Mul || in classof() 340 : public ConcreteOperator<OverflowingBinaryOperator, Instruction::Mul> {
|
D | PatternMatch.h | 458 inline BinaryOp_match<LHS, RHS, Instruction::Mul> m_Mul(const LHS &L, in m_Mul() 460 return BinaryOp_match<LHS, RHS, Instruction::Mul>(L, R); in m_Mul() 583 inline OverflowingBinaryOp_match<LHS, RHS, Instruction::Mul, 586 return OverflowingBinaryOp_match<LHS, RHS, Instruction::Mul, in m_NSWMul() 616 inline OverflowingBinaryOp_match<LHS, RHS, Instruction::Mul, 619 return OverflowingBinaryOp_match<LHS, RHS, Instruction::Mul, in m_NUWMul()
|
/external/vixl/examples/ |
D | factorial.cc | 45 __ Mul(x0, x0, x1); in GenerateFactorial() local
|
D | factorial-rec.cc | 48 __ Mul(x0, x0, x1); in GenerateFactorialRec() local
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelDAGToDAG.cpp | 183 SDNode *Mul = CurDAG->getMachineNode(Opcode, dl, MVT::i32, MVT::Glue, in Select() local 186 return CurDAG->SelectNodeTo(N, SP::RDY, MVT::i32, SDValue(Mul, 1)); in Select()
|
/external/llvm/lib/IR/ |
D | Instruction.cpp | 200 case Mul: return "mul"; in getOpcodeName() 470 Opcode == Add || Opcode == Mul; in isAssociative() 498 case Mul: in isCommutative()
|
/external/llvm/test/Transforms/Reassociate/ |
D | otherops.ll | 1 ; Reassociation should apply to Add, Mul, And, Or, & Xor
|
/external/llvm/lib/Transforms/InstCombine/ |
D | InstCombineMulDivRem.cpp | 199 BinaryOperator *Mul = cast<BinaryOperator>(I.getOperand(0)); in visitMul() local 201 if (I.hasNoUnsignedWrap() && Mul->hasNoUnsignedWrap()) in visitMul() 203 if (I.hasNoSignedWrap() && Mul->hasNoSignedWrap() && in visitMul() 273 Value *Mul = Builder->CreateMul(C1, Op1); in visitMul() local 276 if (!match(Mul, m_Mul(m_Value(), m_Value()))) in visitMul() 277 return BinaryOperator::CreateAdd(Builder->CreateMul(X, Op1), Mul); in visitMul() 824 Instruction::Mul, X, ConstantInt::get(X->getType(), Quotient)); in commonIDivTransforms() 852 Instruction::Mul, X, ConstantInt::get(X->getType(), Quotient)); in commonIDivTransforms()
|
/external/llvm/lib/Target/Mips/ |
D | Mips16ISelDAGToDAG.cpp | 50 SDNode *Mul = CurDAG->getMachineNode(Opc, DL, MVT::Glue, N->getOperand(0), in selectMULT() local 52 SDValue InFlag = SDValue(Mul, 0); in selectMULT()
|
/external/llvm/lib/Target/R600/AsmParser/ |
D | AMDGPUAsmParser.cpp | 1160 static bool ConvertOmodMul(int64_t &Mul) { in ConvertOmodMul() argument 1161 if (Mul != 1 && Mul != 2 && Mul != 4) in ConvertOmodMul() 1164 Mul >>= 1; in ConvertOmodMul()
|
/external/llvm/lib/Target/XCore/ |
D | XCoreISelLowering.cpp | 664 SDValue Mul; in TryExpandADDWithMul() local 667 Mul = N->getOperand(0); in TryExpandADDWithMul() 670 Mul = N->getOperand(1); in TryExpandADDWithMul() 678 Mul.getOperand(0), DAG.getConstant(0, MVT::i32)); in TryExpandADDWithMul() 680 Mul.getOperand(1), DAG.getConstant(0, MVT::i32)); in TryExpandADDWithMul() 686 unsigned LHSSB = DAG.ComputeNumSignBits(Mul.getOperand(0)); in TryExpandADDWithMul() 687 unsigned RHSSB = DAG.ComputeNumSignBits(Mul.getOperand(1)); in TryExpandADDWithMul() 688 if (DAG.MaskedValueIsZero(Mul.getOperand(0), HighMask) && in TryExpandADDWithMul() 689 DAG.MaskedValueIsZero(Mul.getOperand(1), HighMask)) { in TryExpandADDWithMul() 707 Mul.getOperand(0), DAG.getConstant(1, MVT::i32)); in TryExpandADDWithMul() [all …]
|
/external/llvm/include/llvm/MC/ |
D | MCExpr.h | 412 Mul, ///< Multiplication. enumerator 480 return Create(Mul, LHS, RHS, Ctx); in CreateMul()
|
/external/v8/src/compiler/ |
D | machine-operator.h | 163 V(Int, Mul) \
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZTargetTransformInfo.cpp | 120 case Instruction::Mul: in getIntImmCost()
|