| /external/llvm/lib/Target/Sparc/ |
| D | SparcInstrVIS.td | 21 (outs RC:$rd), (ins RC:$rs1, RC:$rs2),
22 !strconcat(OpcStr, " $rs1, $rs2, $rd"), []>;
27 (outs I64Regs:$rd), (ins DFPRegs:$rs1, DFPRegs:$rs2),
28 !strconcat(OpcStr, " $rs1, $rs2, $rd"), []>;
31 let rd = 0, rs1 = 0, rs2 = 0 in
36 let rs2 = 0 in
42 // For VIS Instructions with only rs2, rd operands.
46 (outs RC:$rd), (ins RC:$rs2),
47 !strconcat(OpcStr, " $rs2, $rd"), []>;
50 let Constraints = "$rd = $f", rs1 = 0, rs2 = 0 in
[all …]
|
| D | SparcInstrAliases.td | 15 // mov<cond> <ccreg> rs2, rd
20 // mov<cond> (%icc|%xcc), rs2, rd
22 ", $rs2, $rd"),
23 (movrr IntRegs:$rd, IntRegs:$rs2, condVal)>;
30 // fmovs<cond> (%icc|%xcc), $rs2, $rd
32 ", $rs2, $rd"),
33 (fmovs FPRegs:$rd, FPRegs:$rs2, condVal)>;
35 // fmovd<cond> (%icc|%xcc), $rs2, $rd
37 ", $rs2, $rd"),
38 (fmovd DFPRegs:$rd, DFPRegs:$rs2, condVal)>;
[all …]
|
| D | SparcInstrInfo.td | 253 (outs RC:$rd), (ins RC:$rs1, RC:$rs2),
254 !strconcat(OpcStr, " $rs1, $rs2, $rd"),
255 [(set Ty:$rd, (OpNode Ty:$rs1, Ty:$rs2))]>;
266 (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
267 !strconcat(OpcStr, " $rs1, $rs2, $rd"), []>;
365 let rd = 0, rs1 = 0, rs2 = 0 in
538 (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
539 "andn $rs1, $rs2, $rd",
540 [(set i32:$rd, (and i32:$rs1, (not i32:$rs2)))]>;
548 (outs IntRegs:$rd), (ins IntRegs:$rs1, IntRegs:$rs2),
[all …]
|
| D | SparcInstr64Bit.td | 167 (ins I64Regs:$rs1, I64Regs:$rs2, TLSSym:$sym),
168 "add $rs1, $rs2, $rd, $sym",
170 (tlsadd i64:$rs1, i64:$rs2, tglobaltlsaddr:$sym))]>;
193 (outs I64Regs:$rd), (ins I64Regs:$rs1, I64Regs:$rs2),
194 "mulx $rs1, $rs2, $rd",
195 [(set i64:$rd, (mul i64:$rs1, i64:$rs2))]>;
204 (outs I64Regs:$rd), (ins I64Regs:$rs1, I64Regs:$rs2),
205 "sdivx $rs1, $rs2, $rd",
206 [(set i64:$rd, (sdiv i64:$rs1, i64:$rs2))]>;
213 (outs I64Regs:$rd), (ins I64Regs:$rs1, I64Regs:$rs2),
[all …]
|
| D | SparcInstrFormats.td | 119 bits<5> rs2;
126 let Inst{4-0} = rs2;
149 bits<5> rs2;
155 let Inst{4-0} = rs2;
161 bits<5> rs2;
168 let Inst{4-0} = rs2;
174 bits<5> rs2;
180 let Inst{4-0} = rs2;
183 // Shift by register rs2.
187 bits<5> rs2;
[all …]
|
| /external/dexmaker/src/dx/java/com/android/dx/dex/code/form/ |
| D | Form12x.java | 82 RegisterSpec rs2; in isCompatible() local
87 rs2 = regs.get(1); in isCompatible()
96 rs2 = regs.get(2); in isCompatible()
108 unsignedFitsInNibble(rs2.getReg()); in isCompatible()
|
| /external/eigen/test/ |
| D | schur_real.cpp | 63 RealSchur<MatrixType> rs2(A); in schur() local
65 VERIFY_IS_EQUAL(rs2.info(), Success); in schur()
66 VERIFY_IS_EQUAL(rs1.matrixT(), rs2.matrixT()); in schur()
67 VERIFY_IS_EQUAL(rs1.matrixU(), rs2.matrixU()); in schur()
|
| /external/llvm/lib/Target/Sparc/Disassembler/ |
| D | SparcDisassembler.cpp | 324 unsigned rs2 = 0; in DecodeMem() local
329 rs2 = fieldFromInstruction(insn, 0, 5); in DecodeMem()
347 status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder); in DecodeMem()
455 unsigned rs2 = 0; in DecodeJMPL() local
460 rs2 = fieldFromInstruction(insn, 0, 5); in DecodeJMPL()
476 status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder); in DecodeJMPL()
488 unsigned rs2 = 0; in DecodeReturn() local
493 rs2 = fieldFromInstruction(insn, 0, 5); in DecodeReturn()
504 status = DecodeIntRegsRegisterClass(MI, rs2, Address, Decoder); in DecodeReturn()
519 unsigned rs2 = 0; in DecodeSWAP() local
[all …]
|
| /external/javasqlite/src/main/java/SQLite/JDBC2z/ |
| D | JDBCDatabaseMetaData.java | 785 JDBCResultSet rs2 = null; in getBestRowIdentifier() local
787 rs2 = (JDBCResultSet) in getBestRowIdentifier()
794 if (rs2 == null || rs2.tr == null || rs2.tr.nrows <= 0) { in getBestRowIdentifier()
799 for (int k = 0; k < rs2.tr.ncolumns; k++) { in getBestRowIdentifier()
800 h2.put(rs2.tr.column[k], Integer.valueOf(k)); // android-changed in getBestRowIdentifier()
802 for (int k = 0; k < rs2.tr.nrows; k++) { in getBestRowIdentifier()
803 String r2[] = (String [])(rs2.tr.rows.elementAt(k)); in getBestRowIdentifier()
|
| /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/org.eclipse.test.performance.ui/src/org/eclipse/test/internal/performance/results/db/ |
| D | DB_Results.java | 1104 ResultSet rs2 = this.fSQL.queryDimScalars(dp_id);
1105 while (rs2.next()) {
1106 int dim_id = rs2.getInt(1);
1108 BigDecimal decimalValue = rs2.getBigDecimal(2);
|
| /external/libvncserver/libvncclient/ |
| D | rfbproto.c | 176 int rs = w * BPP / 8, rs2 = client->width * BPP / 8; \ in CopyRectangle()
177 for (j = ((x * (BPP / 8)) + (y * rs2)); j < (y + h) * rs2; j += rs2) { \ in CopyRectangle()
|
| /external/llvm/docs/ |
| D | WritingAnLLVMBackend.rst | 907 bits<5> rs2;
912 let Inst{4-0} = rs2;
915 ``F3_1`` binds the ``op3`` field and defines the ``rs2`` fields. ``F3_1``
916 format instructions will bind the operands to the ``rd``, ``rs1``, and ``rs2``
918 and ``$c`` operands to the ``rd``, ``rs1``, and ``rs2`` fields respectively.
|
| /external/hyphenation-patterns/en-US/ |
| D | hyph-en-us.pat.txt | 3479 4rs2
|
| /external/hyphenation-patterns/hu/ |
| D | hyph-hu.pat.txt | 57335 várs2
60478 zárs2
|