| /external/llvm/test/CodeGen/Mips/ |
| D | fcopysign-f32-f64.ll | 41 ; 64-DAG: dsll $[[DSLL:[0-9]+]], $[[SLL]], 63
42 ; 64: or $[[OR:[0-9]+]], $[[AND0]], $[[DSLL]]
|
| /external/pcre/dist/sljit/ |
| D | sljitNativeMIPS_64.c | 85 ins = (shift == 32) ? DSLL32 : DSLL; in load_immediate()
113 FAIL_IF(push_inst(compiler, DSLL | TA(dst_ar) | DA(dst_ar) | SH_IMM(shift - shift2), dst_ar)); in load_immediate()
115 FAIL_IF(push_inst(compiler, DSLL | TA(dst_ar) | DA(dst_ar) | SH_IMM(shift2), dst_ar)); in load_immediate()
239 …FAIL_IF(push_inst(compiler, SELECT_OP(DSLL, SLL) | T(TMP_REG1) | D(TMP_REG1) | SH_IMM(1), UNMOVABL… in emit_single_op()
423 EMIT_SHIFT(DSLL, DSLL32, SLL, DSLLV, SLLV); in emit_single_op()
443 FAIL_IF(push_inst(compiler, DSLL | T(dst) | D(dst) | SH_IMM(16), DR(dst))); in emit_const()
445 FAIL_IF(push_inst(compiler, DSLL | T(dst) | D(dst) | SH_IMM(16), DR(dst))); in emit_const()
|
| D | sljitNativeMIPS_common.c | 130 #define DSLL (HI(0) | LO(56)) macro
194 #define SLL_W DSLL
|
| /external/valgrind/none/tests/mips64/ |
| D | shift_instructions.c | 6 DROTR=0, DROTR32, DROTRV, DSLL, enumerator
56 case DSLL: in main()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsAnalyzeImmediate.cpp | 138 SLL = Mips::DSLL; in Analyze()
|
| D | MipsLongBranch.cpp | 389 BuildMI(*LongBrMBB, Pos, DL, TII->get(Mips::DSLL), Mips::AT_64) in expandToLongBranch()
|
| D | Mips64InstrInfo.td | 139 def DSLL : shift_rotate_imm<"dsll", uimm6, GPR64Opnd, II_DSLL, shl, immZExt6>,
|
| /external/v8/src/mips64/ |
| D | constants-mips64.h | 454 DSLL = ((7U << 3) + 0), enumerator
962 FunctionFieldToBitNumber(DSLL) | FunctionFieldToBitNumber(DSLL32) |
|
| D | assembler-mips64-inl.h | 361 (instr2 & kFunctionFieldMask) == DSLL && in IsPatchedReturnSequence()
|
| D | disasm-mips64.cc | 1144 case DSLL: in DecodeTypeRegisterSPECIAL()
|
| D | assembler-mips64.cc | 1840 GenInstrRegister(SPECIAL, zero_reg, rt, rd, sa & 0x1F, DSLL); in dsll()
|
| D | simulator-mips64.cc | 3418 case DSLL: in DecodeTypeRegisterSPECIAL()
|
| /external/llvm/lib/Target/Mips/MCTargetDesc/ |
| D | MipsMCCodeEmitter.cpp | 69 case Mips::DSLL: in LowerLargeShift()
160 case Mips::DSLL: in encodeInstruction()
|
| /external/llvm/lib/Target/Mips/AsmParser/ |
| D | MipsAsmParser.cpp | 1508 emitRRI(Mips::DSLL, DstReg, SrcReg, ShiftAmount, IDLoc, Instructions); in emitAppropriateDSLL()
2242 emitRRI(Mips::DSLL, TmpReg, TmpReg, 16, IDLoc, Instructions); in loadImmediate()
2271 emitRRI(Mips::DSLL, TmpReg, TmpReg, ShiftAmount, IDLoc, Instructions); in loadImmediate()
2399 emitRRI(Mips::DSLL, ATReg, ATReg, 16, IDLoc, Instructions); in loadAndAddSymbolAddress()
2402 emitRRI(Mips::DSLL, ATReg, ATReg, 16, IDLoc, Instructions); in loadAndAddSymbolAddress()
3482 FirstShift = Mips::DSLL; in expandDRotationImm()
3505 SecondShift = Mips::DSLL; in expandDRotationImm()
|