Searched refs:ORN (Results 1 – 15 of 15) sorted by relevance
| /external/v8/src/arm64/ |
| D | constants-arm64.h | 500 ORN = ORR | NOT, enumerator
536 ORN_w = LogicalShiftedFixed | ORN,
537 ORN_x = LogicalShiftedFixed | ORN | SixtyFourBits,
|
| D | macro-assembler-arm64-inl.h | 103 LogicalMacro(rd, rn, operand, ORN); in Orn()
|
| D | assembler-arm64.cc | 1229 Logical(rd, rn, operand, ORN); in orn()
|
| /external/vixl/src/vixl/a64/ |
| D | constants-a64.h | 527 ORN = ORR | NOT, enumerator
563 ORN_w = LogicalShiftedFixed | ORN,
564 ORN_x = LogicalShiftedFixed | ORN | SixtyFourBits,
|
| D | macro-assembler-a64.cc | 684 LogicalMacro(rd, rn, operand, ORN); in Orn()
|
| D | assembler-a64.cc | 1032 Logical(rd, rn, operand, ORN); in orn()
|
| /external/pcre/dist/sljit/ |
| D | sljitNativeARM_64.c | 102 #define ORN 0xaa200000 macro
704 FAIL_IF(push_inst(compiler, (ORN ^ inv_bits) | RD(dst) | RN(TMP_ZERO) | RM(arg2))); in emit_op_imm()
|
| D | sljitNativeSPARC_common.c | 145 #define ORN (OPC1(0x2) | OPC3(0x06)) macro
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SchedCyclone.td | 409 // AND,BIC,CMTST,EOR,ORN,ORR
|
| D | AArch64InstrInfo.td | 861 defm ORN : LogicalReg<0b01, 1, "orn",
2955 defm ORN : SIMDLogicalThreeVector<0, 0b11, "orn",
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMScheduleSwift.td | 128 // AND,BIC,EOR,ORN,ORR
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 896 ### ORN ### subsection
2802 ### ORN ### subsection
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | thumb2.txt | 1217 # ORN
|
| /external/llvm/test/MC/ARM/ |
| D | basic-thumb2-instructions.s | 1676 @ ORN
|
| /external/valgrind/none/tests/arm/ |
| D | v6intThumb.stdout.exp | 2039 (T3) ORN{S}.W Rd, Rn, #constT [allegedly]
13385 ORN{S}.W Rd, Rn, Rm, {shift}
|