/external/v8/src/arm/ |
D | constants-arm.h | 147 SBC = 6 << 21, // Subtract with Carry. enumerator
|
D | disasm-arm.cc | 880 case SBC: { in DecodeType01()
|
D | simulator-arm.cc | 2421 case SBC: { in DecodeType01()
|
D | assembler-arm.cc | 1457 addrmod1(cond | SBC | s, src1, dst, src2); in sbc()
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | thumb1.txt | 369 # SBC
|
D | thumb2.txt | 1607 # SBC (immediate) 1631 # SBC (register)
|
D | basic-arm-instructions.txt | 1439 # SBC
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64ISelLowering.h | 53 SBC, // adc, sbc instructions enumerator
|
D | AArch64SchedCyclone.td | 139 // ADC(S),SBC(S)
|
D | AArch64InstrInfo.td | 176 def AArch64sbc : SDNode<"AArch64ISD::SBC", SDTBinaryArithWithFlagsIn>; 593 defm SBC : AddSubCarry<1, "sbc", "sbcs", AArch64sbc, AArch64sbc_flag>;
|
/external/v8/src/arm64/ |
D | macro-assembler-arm64-inl.h | 256 AddSubWithCarryMacro(rd, rn, operand, LeaveFlags, SBC); in Sbc() 265 AddSubWithCarryMacro(rd, rn, operand, SetFlags, SBC); in Sbcs()
|
D | constants-arm64.h | 487 SBC = SBC_w, enumerator
|
D | assembler-arm64.cc | 1161 AddSubWithCarry(rd, rn, operand, LeaveFlags, SBC); in sbc() 1168 AddSubWithCarry(rd, rn, operand, SetFlags, SBC); in sbcs()
|
/external/llvm/test/MC/ARM/ |
D | basic-thumb-instructions.s | 500 @ SBC
|
D | thumb2-narrow-dp.ll | 573 // SBC 579 SBC r0, r1, r0 // Must use wide encoding as not flag-setting
|
D | basic-thumb2-instructions.s | 2111 @ SBC (immediate) 2135 @ SBC (register)
|
D | basic-arm-instructions.s | 2192 @ SBC
|
D | v8_IT_manual.s | 220 @ SBC reg, encoding T1 224 @ SBC reg, encoding T2 (32-bit)
|
/external/vixl/src/vixl/a64/ |
D | macro-assembler-a64.cc | 1432 AddSubWithCarryMacro(rd, rn, operand, LeaveFlags, SBC); in Sbc() 1440 AddSubWithCarryMacro(rd, rn, operand, SetFlags, SBC); in Sbcs()
|
D | constants-a64.h | 514 SBC = SBC_w, enumerator
|
D | assembler-a64.cc | 964 AddSubWithCarry(rd, rn, operand, LeaveFlags, SBC); in sbc() 971 AddSubWithCarry(rd, rn, operand, SetFlags, SBC); in sbcs()
|
/external/pcre/dist/sljit/ |
D | sljitNativeARM_64.c | 106 #define SBC 0xda000000 macro 726 return push_inst(compiler, (SBC ^ inv_bits) | RD(dst) | RN(arg1) | RM(arg2)); in emit_op_imm()
|
/external/llvm/lib/Target/ARM/ |
D | ARMScheduleSwift.td | 127 // ADC,ADD,NEG,RSB,RSC,SBC,SUB,ADR
|
D | ARMInstrThumb2.td | 4399 // Aliases for SBC without the ".w" optional width specifier.
|
/external/vixl/doc/ |
D | supported-instructions.md | 989 ### SBC ### subsection
|