Home
last modified time | relevance | path

Searched defs:Registers (Results 1 – 17 of 17) sorted by relevance

/external/llvm/docs/
DMIRLangRef.rst312 Registers section in Machine Instructions Format Reference
353 .. _machine-operands:
DNVPTXUsage.rst196 '``llvm.nvvm.read.ptx.sreg.*``'
/external/swiftshader/third_party/LLVM/utils/TableGen/
DCodeGenRegisters.h228 std::vector<CodeGenRegister*> Registers; variable
DAsmWriterEmitter.cpp464 const std::vector<CodeGenRegister*> &Registers) { in emitRegisterNameString()
519 const std::vector<CodeGenRegister*> &Registers = in EmitGetRegisterName() local
DRegisterInfoEmitter.cpp32 const std::vector<CodeGenRegister*> &Registers = Bank.getRegisters(); in runEnums() local
DAsmMatcherEmitter.cpp176 std::set<Record*> Registers; member
915 const std::vector<CodeGenRegister*> &Registers = in BuildRegisterClasses() local
/external/mesa3d/src/mesa/swrast/
Ds_atifragshader.c36 GLfloat Registers[6][4]; /** six temporary registers */ member
/external/llvm/utils/TableGen/
DAsmWriterEmitter.cpp494 const std::deque<CodeGenRegister> &Registers) { in emitRegisterNameString()
550 const auto &Registers = Target.getRegBank().getRegisters(); in EmitGetRegisterName() local
DCodeGenRegisters.h491 std::deque<CodeGenRegister> Registers; variable
DAsmMatcherEmitter.cpp198 RegisterSet Registers; member
1203 const auto &Registers = Target.getRegBank().getRegisters(); in buildRegisterClasses() local
DRegisterInfoEmitter.cpp90 const auto &Registers = Bank.getRegisters(); in runEnums() local
DCodeGenRegisters.cpp1325 const auto &Registers = RegBank.getRegisters(); in computeUberSets() local
/external/autotest/client/cros/
Dpower_utils.py523 class Registers(object): class
/external/syslinux/gpxe/src/drivers/net/
D3c90x.h58 enum Registers { enum
/external/swiftshader/third_party/LLVM/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp274 SmallVector<unsigned, 8> Registers; member in __anon6cb2360d0311::ARMOperand
2203 SmallVector<std::pair<unsigned, SMLoc>, 16> Registers; in parseRegisterList() local
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp445 SmallVector<unsigned, 8> Registers; member in __anon364f70610311::ARMOperand
3465 SmallVector<std::pair<unsigned, unsigned>, 16> Registers; in parseRegisterList() local
/external/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp2871 static const MCPhysReg Registers[6][8] = { in fastLowerArguments() local