Home
last modified time | relevance | path

Searched defs:vsqrt (Results 1 – 6 of 6) sorted by relevance

/external/v8/src/compiler/arm/
Dcode-generator-arm.cc151 __ vsqrt(result_, result_); in Generate() local
166 __ vsqrt(result_, result_); in Generate() local
1151 __ vsqrt(i.OutputFloatRegister(), i.InputFloatRegister(0)); in AssembleArchInstruction() local
1216 __ vsqrt(i.OutputDoubleRegister(), i.InputDoubleRegister(0)); in AssembleArchInstruction() local
/external/v8/src/arm/
Dassembler-arm.cc3676 void Assembler::vsqrt(const DwVfpRegister dst, in vsqrt() function in v8::internal::Assembler
3693 void Assembler::vsqrt(const SwVfpRegister dst, const SwVfpRegister src, in vsqrt() function in v8::internal::Assembler
/external/v8/src/crankshaft/arm/
Dlithium-codegen-arm.cc3381 __ vsqrt(result, input); in DoMathSqrt() local
3401 __ vsqrt(result, result); in DoMathPowHalf() local
/external/vixl/src/aarch32/
Dassembler-aarch32.h5700 void vsqrt(DataType dt, SRegister rd, SRegister rm) { vsqrt(al, dt, rd, rm); } in vsqrt() function
5703 void vsqrt(DataType dt, DRegister rd, DRegister rm) { vsqrt(al, dt, rd, rm); } in vsqrt() function
Dassembler-aarch32.cc24499 void Assembler::vsqrt(Condition cond, DataType dt, SRegister rd, SRegister rm) { in vsqrt() function in vixl::aarch32::Assembler
24520 void Assembler::vsqrt(Condition cond, DataType dt, DRegister rd, DRegister rm) { in vsqrt() function in vixl::aarch32::Assembler
Ddisasm-aarch32.cc6657 void Disassembler::vsqrt(Condition cond, in vsqrt() function in vixl::aarch32::Disassembler
6666 void Disassembler::vsqrt(Condition cond, in vsqrt() function in vixl::aarch32::Disassembler