Home
last modified time | relevance | path

Searched defs:NumVecs (Results 1 – 7 of 7) sorted by relevance

/external/llvm/lib/Target/AArch64/
DAArch64ISelDAGToDAG.cpp1019 void AArch64DAGToDAGISel::SelectTable(SDNode *N, unsigned NumVecs, unsigned Opc, in SelectTable()
1134 void AArch64DAGToDAGISel::SelectLoad(SDNode *N, unsigned NumVecs, unsigned Opc, in SelectLoad()
1155 void AArch64DAGToDAGISel::SelectPostLoad(SDNode *N, unsigned NumVecs, in SelectPostLoad()
1187 void AArch64DAGToDAGISel::SelectStore(SDNode *N, unsigned NumVecs, in SelectStore()
1203 void AArch64DAGToDAGISel::SelectPostStore(SDNode *N, unsigned NumVecs, in SelectPostStore()
1259 void AArch64DAGToDAGISel::SelectLoadLane(SDNode *N, unsigned NumVecs, in SelectLoadLane()
1298 void AArch64DAGToDAGISel::SelectPostLoadLane(SDNode *N, unsigned NumVecs, in SelectPostLoadLane()
1353 void AArch64DAGToDAGISel::SelectStoreLane(SDNode *N, unsigned NumVecs, in SelectStoreLane()
1383 void AArch64DAGToDAGISel::SelectPostStoreLane(SDNode *N, unsigned NumVecs, in SelectPostStoreLane()
DAArch64ISelLowering.cpp9229 unsigned NumVecs = 0; in performNEONPostLDSTCombine() local
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelDAGToDAG.cpp1533 SDValue ARMDAGToDAGISel::GetVLDSTAlign(SDValue Align, unsigned NumVecs, in GetVLDSTAlign()
1552 SDNode *ARMDAGToDAGISel::SelectVLD(SDNode *N, bool isUpdating, unsigned NumVecs, in SelectVLD()
1676 SDNode *ARMDAGToDAGISel::SelectVST(SDNode *N, bool isUpdating, unsigned NumVecs, in SelectVST()
1814 bool isUpdating, unsigned NumVecs, in SelectVLDSTLane()
1934 unsigned NumVecs, unsigned *Opcodes) { in SelectVLDDup()
2010 SDNode *ARMDAGToDAGISel::SelectVTBL(SDNode *N, bool IsExt, unsigned NumVecs, in SelectVTBL()
DARMISelLowering.cpp7176 unsigned NumVecs = 0; in CombineBaseUpdate() local
7293 unsigned NumVecs = 0; in CombineVLDDUP() local
/external/llvm/lib/Target/ARM/
DARMISelDAGToDAG.cpp1688 unsigned NumVecs, bool is64BitVector) { in GetVLDSTAlign()
1808 void ARMDAGToDAGISel::SelectVLD(SDNode *N, bool isUpdating, unsigned NumVecs, in SelectVLD()
1944 void ARMDAGToDAGISel::SelectVST(SDNode *N, bool isUpdating, unsigned NumVecs, in SelectVST()
2093 unsigned NumVecs, in SelectVLDSTLane()
2214 void ARMDAGToDAGISel::SelectVLDDup(SDNode *N, bool isUpdating, unsigned NumVecs, in SelectVLDDup()
2296 void ARMDAGToDAGISel::SelectVTBL(SDNode *N, bool IsExt, unsigned NumVecs, in SelectVTBL()
DARMISelLowering.cpp9923 unsigned NumVecs = 0; in CombineBaseUpdate() local
10123 unsigned NumVecs = 0; in CombineVLDDUP() local
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp30142 unsigned NumVecs = VT.getSizeInBits() / 128; in combineToExtendVectorInReg() local