/external/valgrind/VEX/priv/ |
D | host_ppc_defs.c | 289 addHRegUse(u, HRmRead, am->Pam.IR.base); in addRegUsage_PPCAMode() 292 addHRegUse(u, HRmRead, am->Pam.RR.base); in addRegUsage_PPCAMode() 293 addHRegUse(u, HRmRead, am->Pam.RR.index); in addRegUsage_PPCAMode() 359 addHRegUse(u, HRmRead, op->Prh.Reg.reg); in addRegUsage_PPCRH() 415 addHRegUse(u, HRmRead, dst->Pri.Reg); in addRegUsage_PPCRI() 473 addHRegUse(u, HRmRead, dst->Pvi.Reg); in addRegUsage_PPCVI5s() 2359 addHRegUse(u, HRmRead, i->Pin.Alu.srcL); in getRegUsage_PPCInstr() 2364 addHRegUse(u, HRmRead, i->Pin.Shft.srcL); in getRegUsage_PPCInstr() 2370 addHRegUse(u, HRmRead, i->Pin.AddSubC.srcL); in getRegUsage_PPCInstr() 2371 addHRegUse(u, HRmRead, i->Pin.AddSubC.srcR); in getRegUsage_PPCInstr() [all …]
|
D | host_arm64_defs.c | 271 addHRegUse(u, HRmRead, am->ARM64am.RI9.reg); in addRegUsage_ARM64AMode() 274 addHRegUse(u, HRmRead, am->ARM64am.RI12.reg); in addRegUsage_ARM64AMode() 277 addHRegUse(u, HRmRead, am->ARM64am.RR.base); in addRegUsage_ARM64AMode() 278 addHRegUse(u, HRmRead, am->ARM64am.RR.index); in addRegUsage_ARM64AMode() 340 addHRegUse(u, HRmRead, riA->ARM64riA.R.reg); in addRegUsage_ARM64RIA() 401 addHRegUse(u, HRmRead, riL->ARM64riL.R.reg); in addRegUsage_ARM64RIL() 455 addHRegUse(u, HRmRead, ri6->ARM64ri6.R.reg); in addRegUsage_ARM64RI6() 1930 addHRegUse(u, HRmRead, i->ARM64in.Arith.argL); in getRegUsage_ARM64Instr() 1934 addHRegUse(u, HRmRead, i->ARM64in.Cmp.argL); in getRegUsage_ARM64Instr() 1939 addHRegUse(u, HRmRead, i->ARM64in.Logic.argL); in getRegUsage_ARM64Instr() [all …]
|
D | host_arm_defs.c | 245 addHRegUse(u, HRmRead, am->ARMam1.RI.reg); in addRegUsage_ARMAMode1() 311 addHRegUse(u, HRmRead, am->ARMam2.RI.reg); in addRegUsage_ARMAMode2() 355 addHRegUse(u, HRmRead, am->reg); in addRegUsage_ARMAModeV() 382 addHRegUse(u, HRmRead, am->ARMamN.R.rN); in addRegUsage_ARMAModeN() 384 addHRegUse(u, HRmRead, am->ARMamN.RR.rN); in addRegUsage_ARMAModeN() 385 addHRegUse(u, HRmRead, am->ARMamN.RR.rM); in addRegUsage_ARMAModeN() 458 addHRegUse(u, HRmRead, ri84->ARMri84.R.reg); in addRegUsage_ARMRI84() 512 addHRegUse(u, HRmRead, ri5->ARMri5.R.reg); in addRegUsage_ARMRI5() 2086 addHRegUse(u, HRmRead, i->ARMin.Alu.argL); in getRegUsage_ARMInstr() 2091 addHRegUse(u, HRmRead, i->ARMin.Shift.argL); in getRegUsage_ARMInstr() [all …]
|
D | host_mips_defs.c | 550 addHRegUse(u, HRmRead, am->Mam.IR.base); in addRegUsage_MIPSAMode() 553 addHRegUse(u, HRmRead, am->Mam.RR.base); in addRegUsage_MIPSAMode() 554 addHRegUse(u, HRmRead, am->Mam.RR.index); in addRegUsage_MIPSAMode() 630 addHRegUse(u, HRmRead, op->Mrh.Reg.reg); in addRegUsage_MIPSRH() 1577 addHRegUse(u, HRmRead, i->Min.Alu.srcL); in getRegUsage_MIPSInstr() 1582 addHRegUse(u, HRmRead, i->Min.Shft.srcL); in getRegUsage_MIPSInstr() 1587 addHRegUse(u, HRmRead, i->Min.Cmp.srcL); in getRegUsage_MIPSInstr() 1588 addHRegUse(u, HRmRead, i->Min.Cmp.srcR); in getRegUsage_MIPSInstr() 1592 addHRegUse(u, HRmRead, i->Min.Unary.src); in getRegUsage_MIPSInstr() 1597 addHRegUse(u, HRmRead, i->Min.Mul.srcL); in getRegUsage_MIPSInstr() [all …]
|
D | host_x86_defs.c | 215 addHRegUse(u, HRmRead, am->Xam.IR.reg); in addRegUsage_X86AMode() 218 addHRegUse(u, HRmRead, am->Xam.IRRS.base); in addRegUsage_X86AMode() 219 addHRegUse(u, HRmRead, am->Xam.IRRS.index); in addRegUsage_X86AMode() 285 addHRegUse(u, HRmRead, op->Xrmi.Reg.reg); in addRegUsage_X86RMI() 347 addHRegUse(u, HRmRead, op->Xri.Reg.reg); in addRegUsage_X86RI() 1235 addHRegUse(u, HRmRead, i->Xin.Alu32R.dst); in getRegUsage_X86Instr() 1247 addHRegUse(u, HRmRead, hregX86_ECX()); in getRegUsage_X86Instr() 1250 addRegUsage_X86RM(u, i->Xin.Test32.dst, HRmRead); in getRegUsage_X86Instr() 1260 addRegUsage_X86RM(u, i->Xin.MulL.src, HRmRead); in getRegUsage_X86Instr() 1265 addRegUsage_X86RM(u, i->Xin.Div.src, HRmRead); in getRegUsage_X86Instr() [all …]
|
D | host_amd64_defs.c | 229 addHRegUse(u, HRmRead, am->Aam.IR.reg); in addRegUsage_AMD64AMode() 232 addHRegUse(u, HRmRead, am->Aam.IRRS.base); in addRegUsage_AMD64AMode() 233 addHRegUse(u, HRmRead, am->Aam.IRRS.index); in addRegUsage_AMD64AMode() 308 addHRegUse(u, HRmRead, op->Armi.Reg.reg); in addRegUsage_AMD64RMI() 370 addHRegUse(u, HRmRead, op->Ari.Reg.reg); in addRegUsage_AMD64RI() 1410 addHRegUse(u, HRmRead, i->Ain.Alu64R.dst); in getRegUsage_AMD64Instr() 1422 addHRegUse(u, HRmRead, hregAMD64_RCX()); in getRegUsage_AMD64Instr() 1425 addHRegUse(u, HRmRead, i->Ain.Test64.dst); in getRegUsage_AMD64Instr() 1438 addHRegUse(u, HRmRead, i->Ain.Alu32R.dst); in getRegUsage_AMD64Instr() 1444 addRegUsage_AMD64RM(u, i->Ain.MulL.src, HRmRead); in getRegUsage_AMD64Instr() [all …]
|
D | host_generic_regs.c | 147 case HRmRead: str = "Read "; break; in ppHRegUsage() 205 case HRmRead: tab->rRead |= mask; break; in addHRegUse()
|
D | host_s390_defs.c | 321 addHRegUse(u, HRmRead, am->b); in s390_amode_get_reg_usage() 326 addHRegUse(u, HRmRead, am->b); in s390_amode_get_reg_usage() 327 addHRegUse(u, HRmRead, am->x); in s390_amode_get_reg_usage() 525 addHRegUse(u, HRmRead, op.variant.reg); in s390_opnd_RMI_get_reg_usage() 558 addHRegUse(u, HRmRead, insn->variant.store.src); in s390_insn_get_reg_usage() 563 addHRegUse(u, HRmRead, insn->variant.move.src); in s390_insn_get_reg_usage() 579 addHRegUse(u, HRmRead, insn->variant.alu.dst); /* op1 */ in s390_insn_get_reg_usage() 585 addHRegUse(u, HRmRead, insn->variant.mul.dst_lo); /* op1 */ in s390_insn_get_reg_usage() 593 addHRegUse(u, HRmRead, insn->variant.div.op1_lo); in s390_insn_get_reg_usage() 594 addHRegUse(u, HRmRead, insn->variant.div.op1_hi); in s390_insn_get_reg_usage() [all …]
|
D | host_generic_reg_alloc2.c | 628 case HRmRead: in doRegisterAllocation() 1286 if (reg_usage_arr[ii].vMode[j] == HRmRead) { in doRegisterAllocation() 1354 if (reg_usage_arr[ii].vMode[j] != HRmRead) in doRegisterAllocation() 1412 if (reg_usage_arr[ii].vMode[j] == HRmRead) { in doRegisterAllocation() 1523 if (reg_usage_arr[ii].vMode[j] == HRmRead) { in doRegisterAllocation()
|
D | host_generic_regs.h | 258 enum { HRmRead, HRmWrite, HRmModify } enumerator
|