| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ExpandPseudoInsts.cpp | 126 const unsigned Imm16 = getChunk(UImm, ChunkIdx); in tryOrrMovk() local
133 .addImm(Imm16) in tryOrrMovk()
196 uint64_t Imm16 = 0; in tryToreplicateChunks() local
199 Imm16 = (UImm >> ShiftAmt) & 0xFFFF; in tryToreplicateChunks()
201 if (Imm16 != ChunkVal) in tryToreplicateChunks()
211 .addImm(Imm16) in tryToreplicateChunks()
224 Imm16 = (UImm >> ShiftAmt) & 0xFFFF; in tryToreplicateChunks()
226 if (Imm16 != ChunkVal) in tryToreplicateChunks()
235 .addImm(Imm16) in tryToreplicateChunks()
551 unsigned Imm16 = (Imm >> Shift) & Mask; in expandMOVImm() local
[all …]
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.cpp | 238 uint32_t Imm16 = 0; in emitRtRsImm16Rel() local
243 Imm16 = C32->getValue(); in emitRtRsImm16Rel()
250 Opcode |= Imm16 & 0xffff; in emitRtRsImm16Rel()
669 IValueT Imm16 = 0; in lui() local
674 Imm16 = C32->getValue(); in lui()
680 Opcode |= Imm16; in lui()
689 IValueT Imm16 = 0; in ldc1() local
694 Imm16 = C32->getValue(); in ldc1()
701 Opcode |= Imm16; in ldc1()
749 IValueT Imm16 = 0; in lwc1() local
[all …]
|
| D | IceAssemblerARM32.cpp | 659 const IValueT Imm16 = offset() & 0xffff; in emitOffset() local
661 (Inst & ~Imm16Mask) | ((Imm16 >> 12) << 16) | (Imm16 & 0xfff)); in emitOffset()
1365 void AssemblerARM32::bkpt(uint16_t Imm16) { in bkpt() argument
1371 ((Imm16 >> 4) << 8) | B6 | B5 | B4 | (Imm16 & 0xf); in bkpt()
1758 IValueT Imm16; in emitMovwt() local
1763 Imm16 = 0; in emitMovwt()
1764 } else if (encodeOperand(OpSrc, Imm16, WantGPRegs) != EncodedAsConstI32) { in emitMovwt()
1768 if (!Utils::IsAbsoluteUint(16, Imm16)) in emitMovwt()
1771 ((Imm16 >> 12) << 16) | Rd << kRdShift | in emitMovwt()
1772 (Imm16 & 0xfff); in emitMovwt()
|
| D | IceAssemblerARM32.h | 194 void bkpt(uint16_t Imm16);
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 317 Imm16 = 3 << ImmShift, enumerator
432 case X86II::Imm16: in getSizeOfImm()
450 case X86II::Imm16: in isImmPCRel()
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 406 Imm16 = 3 << ImmShift, enumerator
579 case X86II::Imm16: in getSizeOfImm()
598 case X86II::Imm16: in isImmPCRel()
615 case X86II::Imm16: in isImmSigned()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrFormats.td | 56 def Imm16 : ImmType<3>;
203 : X86Inst<o, f, Imm16, outs, ins, asm> {
247 list<dag> pattern> : X86Inst<o, f, Imm16, outs, ins, asm> {
|
| D | X86InstrArithmetic.td | 528 /// example, i8 -> Imm8, i16 -> Imm16, i32 -> Imm32. Note that i64 -> Imm32
573 Imm16, i16imm, imm, i16i8imm, i16immSExt8,
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrFormats.td | 68 def Imm16 : ImmType<3>;
362 : X86Inst<o, f, Imm16, outs, ins, asm, itin> {
415 : X86Inst<o, f, Imm16, outs, ins, asm, itin> {
|
| D | X86InstrArithmetic.td | 576 /// example, i8 -> Imm8, i16 -> Imm16, i32 -> Imm32. Note that i64 -> Imm32
622 Imm16, i16imm, imm16_su, i16i8imm, i16immSExt8_su,
|
| /external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 2546 SDValue Imm16 = CurDAG->getTargetConstant((N2CVal & 0xFFFF0000U) >> 16, in Select() local
2548 SDValue Ops[] = { N0.getOperand(0), Imm16, in Select()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 2883 SDValue Imm16 = CurDAG->getTargetConstant((N2CVal & 0xFFFF0000U) >> 16, in Select() local
2885 SDValue Ops[] = { N0.getOperand(0), Imm16, in Select()
|
| D | ARMInstrInfo.td | 652 def Imm16AsmOperand: ImmAsmOperand { let Name = "Imm16"; }
|