Home
last modified time | relevance | path

Searched refs:MFLO (Results 1 – 25 of 29) sorted by relevance

12

/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsISelDAGToDAG.cpp254 SDNode *Lo = CurDAG->getMachineNode(Mips::MFLO, dl, MVT::i32, in Select()
290 unsigned Opc = (Ty == MVT::i32 ? Mips::MFLO : Mips::MFLO64); in Select()
DMipsInstrInfo.cpp118 Opc = Mips::MFLO, SrcReg = 0; in copyPhysReg()
DMipsInstrInfo.td759 def MFLO : MoveFromLOHI<0x12, "mflo">;
/external/pcre/dist2/src/sljit/
DsljitNativeMIPS_64.c398 return push_inst(compiler, MFLO | D(dst), DR(dst)); in emit_single_op()
401 return push_inst(compiler, MFLO | D(dst), DR(dst)); in emit_single_op()
406 FAIL_IF(push_inst(compiler, MFLO | D(dst), DR(dst))); in emit_single_op()
DsljitNativeMIPS_32.c306 return push_inst(compiler, MFLO | D(dst), DR(dst)); in emit_single_op()
311 FAIL_IF(push_inst(compiler, MFLO | D(dst), DR(dst))); in emit_single_op()
DsljitNativeMIPS_common.c149 #define MFLO (HI(0) | LO(18)) macro
1054 FAIL_IF(push_inst(compiler, MFLO | D(SLJIT_R0), DR(SLJIT_R0))); in sljit_emit_op0()
1075 FAIL_IF(push_inst(compiler, MFLO | D(SLJIT_R0), DR(SLJIT_R0))); in sljit_emit_op0()
/external/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp100 Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO; in copyPhysReg()
238 BuildMI(MBB, I, DL, get(Mips::MFLO), Mips::K0); in storeRegToStack()
350 Opc = isMicroMips ? Mips::MFLO16_MM : Mips::MFLO; in expandPostRAPseudo()
DMipsISelLowering.h78 MFLO, enumerator
DMipsSEISelLowering.cpp445 SDValue LoOut = CurDAG->getNode(MipsISD::MFLO, DL, MVT::i32, MAdd); in selectMADD()
517 SDValue LoOut = CurDAG->getNode(MipsISD::MFLO, DL, MVT::i32, MSub); in selectMSUB()
1284 Lo = DAG.getNode(MipsISD::MFLO, DL, Ty, Mult); in lowerMulDiv()
1304 SDValue Lo = DAG.getNode(MipsISD::MFLO, DL, MVT::i32, Op); in extractLOHI()
DMipsSEFrameLowering.cpp800 Op = (Reg == Mips::HI0) ? Mips::MFHI : Mips::MFLO; in spillCalleeSavedRegisters()
DMipsFastISel.cpp1698 : Mips::MFLO; in selectDivRem()
DMipsInstrInfo.td92 def MipsMFLO : SDNode<"MipsISD::MFLO", SDT_MFLOHI>;
1977 def MFLO : MMRel, MoveFromLOHI<"mflo", GPR32Opnd, AC0>, MFLO_FM<0x12>,
DMips16InstrInfo.td883 // Format: MFLO rx MIPS16e
DMipsISelLowering.cpp128 case MipsISD::MFLO: return "MipsISD::MFLO"; in getTargetNodeName()
/external/v8/src/mips/
Dconstants-mips.h430 MFLO = ((2U << 3) + 2), enumerator
931 FunctionFieldToBitNumber(MFHI) | FunctionFieldToBitNumber(MFLO) |
Ddisasm-mips.cc1106 case MFLO: in DecodeTypeRegisterSPECIAL()
Dassembler-mips.cc2096 GenInstrRegister(SPECIAL, zero_reg, zero_reg, rd, 0, MFLO); in mflo()
Dsimulator-mips.cc3757 case MFLO: in DecodeTypeRegisterSPECIAL()
/external/v8/src/mips64/
Dconstants-mips64.h413 MFLO = ((2U << 3) + 2), enumerator
972 FunctionFieldToBitNumber(MFHI) | FunctionFieldToBitNumber(MFLO) |
Ddisasm-mips64.cc1257 case MFLO: in DecodeTypeRegisterSPECIAL()
Dassembler-mips64.cc2348 GenInstrRegister(SPECIAL, zero_reg, zero_reg, rd, 0, MFLO); in mflo()
Dsimulator-mips64.cc3708 case MFLO: // MFLO == DCLZ on R6. in DecodeTypeRegisterSPECIAL()
/external/llvm/lib/Target/Mips/AsmParser/
DMipsAsmParser.cpp3098 TOut.emitR(Mips::MFLO, RdReg, IDLoc, STI); in expandDiv()
3126 TOut.emitR(Mips::MFLO, RdReg, IDLoc, STI); in expandDiv()
/external/valgrind/none/tests/mips32/
DMIPS32int.stdout.exp-mips32-LE1090 MFHI MFLO
DMIPS32int.stdout.exp-mips32-BE1090 MFHI MFLO

12