Home
last modified time | relevance | path

Searched refs:SOPP (Results 1 – 5 of 5) sorted by relevance

/external/llvm/docs/
DAMDGPUUsage.rst75 SOPP Instructions
78 Unless otherwise mentioned, all SOPP instructions that have one or more
/external/llvm/lib/Target/AMDGPU/
DSIInstrFormats.td29 field bits<1> SOPP = 0;
65 let TSFlags{9} = SOPP;
331 class SOPP <bits<7> op, dag ins, string asm, list<dag> pattern = []> :
338 let SOPP = 1;
DSIInstructions.td421 // SOPP Instructions
424 def S_NOP : SOPP <0x00000000, (ins i16imm:$simm16), "s_nop $simm16">;
428 def S_ENDPGM : SOPP <0x00000001, (ins), "s_endpgm",
437 def S_BRANCH : SOPP <
444 def S_CBRANCH_SCC0 : SOPP <
448 def S_CBRANCH_SCC1 : SOPP <
456 def S_CBRANCH_VCCZ : SOPP <
460 def S_CBRANCH_VCCNZ : SOPP <
467 def S_CBRANCH_EXECZ : SOPP <
471 def S_CBRANCH_EXECNZ : SOPP <
[all …]
DSIDefines.h26 SOPP = 1 << 9, enumerator
DSIInstrInfo.h240 return MI.getDesc().TSFlags & SIInstrFlags::SOPP; in isSOPP()
244 return get(Opcode).TSFlags & SIInstrFlags::SOPP; in isSOPP()