Searched refs:Sub0 (Results 1 – 6 of 6) sorted by relevance
/external/clang/test/SemaTemplate/ |
D | instantiate-subscript.cpp | 4 struct Sub0 { struct 24 template struct Subscript0<Sub0, int, int&>; 26 template struct Subscript0<Sub1, Sub0, long&>; // expected-note{{instantiation}}
|
/external/llvm/lib/Target/Sparc/ |
D | SparcISelDAGToDAG.cpp | 244 SDValue Sub0 = CurDAG->getTargetExtractSubreg(SP::sub_even, dl, MVT::i32, in tryInlineAsm() local 248 SDValue T0 = CurDAG->getCopyToReg(Sub0, dl, Reg0, Sub0, in tryInlineAsm()
|
/external/vulkan-validation-layers/libs/glm/gtx/ |
D | simd_vec4.inl | 319 __m128 Sub0 = _mm_sub_ps(Flr0, x.Data); local 325 __m128 And0 = _mm_and_ps(Sub0, Cmp0); 453 __m128 Sub0 = _mm_sub_ps(y.Data, x.Data); local 454 __m128 Mul0 = _mm_mul_ps(a.Data, Sub0);
|
/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUISelDAGToDAG.cpp | 585 SDValue Sub0 = CurDAG->getTargetConstant(AMDGPU::sub0, DL, MVT::i32); in SelectADD_SUB_I64() local 589 DL, MVT::i32, LHS, Sub0); in SelectADD_SUB_I64() 594 DL, MVT::i32, RHS, Sub0); in SelectADD_SUB_I64() 613 Sub0, in SelectADD_SUB_I64()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 1934 unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0); in SelectVLD() local 1937 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg)); in SelectVLD() 2204 unsigned Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0; in SelectVLDSTLane() local 2207 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg)); in SelectVLDSTLane() 4270 SDValue Sub0 = CurDAG->getTargetExtractSubreg(ARM::gsub_0, dl, MVT::i32, in tryInlineAsm() local 4274 SDValue T0 = CurDAG->getCopyToReg(Sub0, dl, Reg0, Sub0, in tryInlineAsm()
|
/external/swiftshader/third_party/LLVM/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 1666 unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0); in SelectVLD() local 1669 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg)); in SelectVLD() 1923 unsigned Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0; in SelectVLDSTLane() local 1926 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg)); in SelectVLDSTLane()
|