Home
last modified time | relevance | path

Searched refs:UMULL (Results 1 – 25 of 25) sorted by relevance

/external/llvm/test/CodeGen/ARM/
D2011-02-04-AntidepMultidef.ll2 ; rdar://8959122 illegal register operands for UMULL instruction
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
D2011-02-04-AntidepMultidef.ll2 ; rdar://8959122 illegal register operands for UMULL instruction
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h188 UMULL, enumerator
DAArch64ISelLowering.cpp955 case AArch64ISD::UMULL: return "AArch64ISD::UMULL"; in getTargetNodeName()
2229 NewOpc = AArch64ISD::UMULL; in LowerMUL()
2237 NewOpc = AArch64ISD::UMULL; in LowerMUL()
2241 NewOpc = AArch64ISD::UMULL; in LowerMUL()
DAArch64InstrInfo.td287 def AArch64umull : SDNode<"AArch64ISD::UMULL", SDT_AArch64mull>;
3571 defm UMULL : SIMDLongThreeVectorBHS<1, 0b1100, "umull", int_aarch64_neon_umull>;
3577 // Additional patterns for SMULL and UMULL
4665 defm UMULL : SIMDVectorIndexedLongSD<1, 0b1010, "umull",
/external/pcre/dist2/src/sljit/
DsljitNativeARM_32.c101 #define UMULL 0xe0800090 macro
1823 return push_inst(compiler, (op == SLJIT_LMUL_UW ? UMULL : SMULL) in sljit_emit_op0()
1830 return push_inst(compiler, (op == SLJIT_LMUL_UW ? UMULL : SMULL) in sljit_emit_op0()
DsljitNativeARM_T2_32.c164 #define UMULL 0xfba00000 macro
1256 return push_inst32(compiler, (op == SLJIT_LMUL_UW ? UMULL : SMULL) in sljit_emit_op0()
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md1386 ### UMULL ### subsection
4315 ### UMULL ### subsection
4325 ### UMULL ### subsection
/external/llvm/lib/Target/ARM/
DARMScheduleSwift.td277 (instregex "SMULL$", "UMULL$", "t2SMULL$", "t2UMULL$")>;
DARMInstrInfo.td3919 def UMULL : AsMul1I64<0b0000100, (outs GPR:$RdLo, GPR:$RdHi),
3934 (UMULL GPR:$RdLo, GPR:$RdHi, GPR:$Rn, GPR:$Rm, pred:$p, cc_out:$s)>,
5780 // MUL/UMLAL/SMLAL/UMULL/SMULL are available on all arches, but
5800 (UMULL GPR:$RdLo, GPR:$RdHi, GPR:$Rn, GPR:$Rm, pred:$p, cc_out:$s), 0>,
DARMScheduleA9.td2501 (instregex "SMULL", "SMULLv5", "UMULL", "UMULLv5", "SMLAL$", "UMLAL",
DARMISelDAGToDAG.cpp2912 Subtarget->hasV6Ops() ? ARM::UMULL : ARM::UMULLv5, dl, in Select()
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt2129 # UMULL
Dthumb2.txt2289 # UMULL
/external/llvm/test/MC/Disassembler/ARM/
Dthumb2.txt2440 # UMULL
Dbasic-arm-instructions.txt2302 # UMULL
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMISelDAGToDAG.cpp2572 ARM::UMULL : ARM::UMULLv5, in Select()
DARMInstrInfo.td3502 def UMULL : AsMul1I64<0b0000100, (outs GPR:$RdLo, GPR:$RdHi),
3517 (UMULL GPR:$RdLo, GPR:$RdHi, GPR:$Rn, GPR:$Rm, pred:$p, cc_out:$s)>,
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dbasic-arm-instructions.s2391 @ UMULL
Dbasic-thumb2-instructions.s2930 @ UMULL
/external/llvm/test/MC/ARM/
Dbasic-thumb2-instructions.s3427 @ UMULL
Dbasic-arm-instructions.s3309 @ UMULL
/external/valgrind/none/tests/arm/
Dv6intARM.stdout.exp529 UMULL
Dv6media.stdout.exp22 UMULL
Dv6intThumb.stdout.exp17342 UMULL