Home
last modified time | relevance | path

Searched refs:VIXL_CHECK (Results 1 – 25 of 132) sorted by relevance

123456

/external/vixl/test/
Dtest-use-scratch-register-scope.cc80 VIXL_CHECK(masm_->GetCurrentScratchRegisterScope() == top_scope); in Run()
92 VIXL_CHECK(masm_->GetCurrentScratchRegisterScope() == &scope); in Run()
94 VIXL_CHECK(masm_->GetCurrentScratchRegisterScope() == &scope); in Run()
135 VIXL_CHECK(q0.Is(temps.AcquireQ())); in TEST_AARCH32()
136 VIXL_CHECK(!temps.IsAvailable(q0)); in TEST_AARCH32()
137 VIXL_CHECK(!temps.IsAvailable(d0)); in TEST_AARCH32()
138 VIXL_CHECK(!temps.IsAvailable(d1)); in TEST_AARCH32()
139 VIXL_CHECK(!temps.IsAvailable(s0)); in TEST_AARCH32()
140 VIXL_CHECK(!temps.IsAvailable(s1)); in TEST_AARCH32()
141 VIXL_CHECK(!temps.IsAvailable(s2)); in TEST_AARCH32()
[all …]
Dtest-operands.cc45 VIXL_CHECK(op.IsImmediate()); in TEST_AARCH32()
46 VIXL_CHECK(op.GetImmediate() == 42); in TEST_AARCH32()
47 VIXL_CHECK(op.GetSignedImmediate() == 42); in TEST_AARCH32()
51 VIXL_CHECK(op.IsImmediate()); in TEST_AARCH32()
52 VIXL_CHECK(op.GetImmediate() == (~UINT32_C(42) + 1)); in TEST_AARCH32()
53 VIXL_CHECK(op.GetSignedImmediate() == -42); in TEST_AARCH32()
59 VIXL_CHECK(op.IsImmediate()); in TEST_AARCH32()
60 VIXL_CHECK(op.GetImmediate() == UINT32_MAX); in TEST_AARCH32()
61 VIXL_CHECK(op.GetSignedImmediate() == -1); in TEST_AARCH32()
65 VIXL_CHECK(op.IsImmediate()); in TEST_AARCH32()
[all …]
Dtest-invalset.cc96 VIXL_CHECK(set.empty() && (set.size() == 0)); in TEST()
101 VIXL_CHECK(set.size() == kNPreallocatedElements); in TEST()
105 VIXL_CHECK(set.size() == kNPreallocatedElements + 2); in TEST()
106 VIXL_CHECK(set.GetMinElement() == Obj(-123, 456)); in TEST()
109 VIXL_CHECK(set.GetMinElementKey() == 0); in TEST()
112 VIXL_CHECK(set.empty() && (set.size() == 0)); in TEST()
117 VIXL_CHECK(TestSet::IsValid(Obj(0, 0))); in TEST()
118 VIXL_CHECK(TestSet::IsValid(Obj(-1, 0))); in TEST()
119 VIXL_CHECK(TestSet::IsValid(Obj(kInvalidKey - 1, 0))); in TEST()
120 VIXL_CHECK(!TestSet::IsValid(Obj(kInvalidKey, 0))); in TEST()
[all …]
Dtest-code-buffer.cc37 VIXL_CHECK(code_buffer.GetCapacity() == 2); in TEST()
38 VIXL_CHECK(code_buffer.GetRemainingBytes() == 2); in TEST()
41 VIXL_CHECK(code_buffer.GetCapacity() == 2); in TEST()
42 VIXL_CHECK(code_buffer.GetRemainingBytes() == 0); in TEST()
45 VIXL_CHECK(IsAligned<2>(code_buffer.GetCursorOffset())); in TEST()
47 VIXL_CHECK(IsWordAligned(code_buffer.GetCursorOffset())); in TEST()
48 VIXL_CHECK(code_buffer.GetCapacity() > 2); in TEST()
Dtest-code-generation-scopes.cc341 VIXL_CHECK((expected) == masm.GetLiteralPoolSize())
382 VIXL_CHECK((expected + aarch64::kInstructionSize) == \
624 VIXL_CHECK(!masm.ArePoolsBlocked()); in TEST_A32()
629 VIXL_CHECK(masm.ArePoolsBlocked()); in TEST_A32()
635 VIXL_CHECK(masm.ArePoolsBlocked()); in TEST_A32()
640 VIXL_CHECK(masm.ArePoolsBlocked()); in TEST_A32()
644 VIXL_CHECK(!masm.ArePoolsBlocked()); in TEST_A32()
664 VIXL_CHECK(!masm.ArePoolsBlocked()); in TEST()
669 VIXL_CHECK(masm.ArePoolsBlocked()); in TEST()
675 VIXL_CHECK(masm.ArePoolsBlocked()); in TEST()
[all …]
Dtest-api.cc187 VIXL_CHECK(IsUintN(test_vector[i].n, test_vector[i].x)); \ in TEST()
189 VIXL_CHECK(!IsUintN(test_vector[i].n, test_vector[i].x)); \ in TEST()
196 VIXL_CHECK(IsIntN(test_vector[i].n, test_vector[i].x)); \ in TEST()
198 VIXL_CHECK(!IsIntN(test_vector[i].n, test_vector[i].x)); \ in TEST()
Dtest-aborts.cc61 TEST(check_simple, VIXL_CHECK(false), "Assertion failed (false)\nin ")
62 TEST(check_expression, VIXL_CHECK(1 == 2), "Assertion failed (1 == 2)\nin ")
/external/vixl/test/aarch64/
Dtest-abi.cc47 VIXL_CHECK(abi.GetStackSpaceRequired() == 0); in TEST()
48 VIXL_CHECK(!abi.GetReturnGenericOperand<void>().IsValid()); in TEST()
50 VIXL_CHECK(abi.GetReturnGenericOperand<bool>().Equals(GenericOperand(w0))); in TEST()
51 VIXL_CHECK(abi.GetReturnGenericOperand<char>().Equals(GenericOperand(w0))); in TEST()
52 VIXL_CHECK(abi.GetReturnGenericOperand<int8_t>().Equals(GenericOperand(w0))); in TEST()
53 VIXL_CHECK(abi.GetReturnGenericOperand<uint8_t>().Equals(GenericOperand(w0))); in TEST()
54 VIXL_CHECK( in TEST()
57 VIXL_CHECK(abi.GetReturnGenericOperand<int16_t>().Equals(GenericOperand(w0))); in TEST()
58 VIXL_CHECK( in TEST()
60 VIXL_CHECK(abi.GetReturnGenericOperand<int>().Equals(GenericOperand(w0))); in TEST()
[all …]
Dtest-assembler-aarch64.cc238 VIXL_CHECK(EqualNzcv(expected, core.flags_nzcv()))
241 VIXL_CHECK(EqualRegisters(&expected, &core))
244 VIXL_CHECK(Equal32(static_cast<uint32_t>(expected), &core, result))
247 VIXL_CHECK(EqualFP32(expected, &core, result))
250 VIXL_CHECK(Equal64(expected, &core, result))
253 VIXL_CHECK(EqualFP64(expected, &core, result))
256 VIXL_CHECK(Equal128(expected_h, expected_l, &core, result))
259 VIXL_CHECK((expected + kInstructionSize) == (masm.GetLiteralPoolSize()))
8025 VIXL_CHECK(__ GetSizeOfCodeGeneratedSince(&blob1) == 0); in TEST()
8030 VIXL_CHECK(__ GetSizeOfCodeGeneratedSince(&blob2) != 0); in TEST()
[all …]
Dtest-simulator-aarch64.cc284 VIXL_CHECK(expected_length == results_length); in Test1Op()
312 VIXL_CHECK(error_count == 0); in Test1Op()
412 VIXL_CHECK(expected_length == results_length); in Test2Op()
445 VIXL_CHECK(error_count == 0); in Test2Op()
555 VIXL_CHECK(expected_length == results_length); in Test3Op()
594 VIXL_CHECK(error_count == 0); in Test3Op()
696 VIXL_CHECK(expected_length == results_length); in TestCmp()
733 VIXL_CHECK(error_count == 0); in TestCmp()
825 VIXL_CHECK(expected_length == results_length); in TestCmpZero()
859 VIXL_CHECK(error_count == 0); in TestCmpZero()
[all …]
Dtest-disasm-aarch64.cc2199 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2207 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2215 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2223 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2231 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2239 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2247 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2255 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2263 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
2271 VIXL_CHECK(!synthesises_left && !synthesises_right); in TEST()
[all …]
/external/vixl/test/aarch64/examples/
Dtest-examples.cc141 VIXL_CHECK(saved_xregs[0] == simulator.ReadXRegister(19)); \
142 VIXL_CHECK(saved_xregs[1] == simulator.ReadXRegister(20)); \
143 VIXL_CHECK(saved_xregs[2] == simulator.ReadXRegister(21)); \
144 VIXL_CHECK(saved_xregs[3] == simulator.ReadXRegister(22)); \
145 VIXL_CHECK(saved_xregs[4] == simulator.ReadXRegister(23)); \
146 VIXL_CHECK(saved_xregs[5] == simulator.ReadXRegister(24)); \
147 VIXL_CHECK(saved_xregs[6] == simulator.ReadXRegister(25)); \
148 VIXL_CHECK(saved_xregs[7] == simulator.ReadXRegister(26)); \
149 VIXL_CHECK(saved_xregs[8] == simulator.ReadXRegister(27)); \
150 VIXL_CHECK(saved_xregs[9] == simulator.ReadXRegister(28)); \
[all …]
/external/vixl/test/aarch32/
Dtest-assembler-aarch32.cc98 VIXL_CHECK(__ GetLiteralPoolSize() == size); \
192 VIXL_CHECK(Equal32(expected, &core, result))
195 VIXL_CHECK(Equal64(expected, &core, result))
198 VIXL_CHECK(Equal128(expected_h, expected_l, &core, result))
201 VIXL_CHECK(EqualFP32(expected, &core, result))
204 VIXL_CHECK(EqualFP64(expected, &core, result))
207 VIXL_CHECK(EqualNzcv(expected, core.flags_nzcv()))
1094 VIXL_CHECK(masm.VeneerPoolIsEmpty()); in TEST_T32()
1095 VIXL_CHECK(masm.LiteralPoolIsEmpty()); in TEST_T32()
1102 VIXL_CHECK(!masm.VeneerPoolIsEmpty()); in TEST_T32()
[all …]
Dtest-assembler-cond-rdlow-rnlow-operand-immediate-t32-zero.cc282 VIXL_CHECK(total_error_count == 0); in TestHelper()
Dtest-assembler-cond-rdlow-rnlow-rmlow-t32.cc281 VIXL_CHECK(total_error_count == 0); in TestHelper()
Dtest-assembler-cond-rd-operand-rn-t32-identical-low-registers-in-it-block.cc326 VIXL_CHECK(total_error_count == 0); in TestHelper()
Dtest-assembler-cond-sp-sp-operand-imm7-t32.cc349 VIXL_CHECK(total_error_count == 0); in TestHelper()
Dtest-simulator-rd-rn-rm-a32.cc825 VIXL_CHECK(total_error_count == 0); in TestHelper()
Dtest-simulator-rd-rn-rm-t32.cc825 VIXL_CHECK(total_error_count == 0); in TestHelper()
/external/vixl/src/
Dcode-buffer-vixl.cc64 VIXL_CHECK(buffer_ != NULL); in CodeBuffer()
100 VIXL_CHECK(ret == 0); in SetExecutable()
108 VIXL_CHECK(ret == 0); in SetWritable()
167 VIXL_CHECK(buffer_ != NULL); in Grow()
177 VIXL_CHECK(buffer_ != MAP_FAILED); in Grow()
Dglobals-vixl.h98 #define VIXL_CHECK(condition) \ macro
119 #define VIXL_CHECK(condition) \ macro
/external/vixl/examples/aarch64/
Dadd2-vectors.cc119 VIXL_CHECK(ARRAY_SIZE(vecA) == ARRAY_SIZE(vecB)); in main()
147 VIXL_CHECK(vecC[i] == vecA[i]); in main()
Dliteral.cc91 VIXL_CHECK(LiteralExample(1, 2) == 3); in main()
/external/vixl/examples/aarch32/
Ddisasm-a32.cc132 VIXL_CHECK(symnames != NULL); in LocateSymbols()
235 VIXL_CHECK((base_addr = reinterpret_cast<char*>( in main()
/external/vixl/src/aarch32/
Dmacro-assembler-aarch32.cc76 VIXL_CHECK(masm_->GetCurrentScratchRegisterScope() == this); in Close()
104 VIXL_CHECK(reg.IsValid()); in Acquire()
129 VIXL_CHECK(reg.IsValid()); in AcquireQ()
139 VIXL_CHECK(reg.IsValid()); in AcquireD()
149 VIXL_CHECK(reg.IsValid()); in AcquireS()

123456