Home
last modified time | relevance | path

Searched refs:bpl (Results 1 – 25 of 27) sorted by relevance

12

/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb/
Diabs.ll7 ;; bpl
8 ;; rsb r0, r0, #0 (with opitmization, bpl + rsb is if-converted into rsbmi)
17 ; CHECK: bpl
/external/llvm/test/CodeGen/MIR/X86/
Dused-physical-register-info.mir56 # CHECK: calleeSavedRegisters: [ '%bh', '%bl', '%bp', '%bpl', '%bx', '%ebp', '%ebx',
60 calleeSavedRegisters: [ '%bh', '%bl', '%bp', '%bpl', '%bx', '%ebp', '%ebx',
80 # CHECK: calleeSavedRegisters: [ '%bh', '%bl', '%bp', '%bpl', '%bx', '%ebp', '%ebx',
/external/smali/util/src/main/java/org/jf/util/
DHex.java262 int outOffset, int bpl, int addressLength) { in dump() argument
302 if (col == bpl) { in dump()
/external/llvm/test/MC/AArch64/
Darm64-condbr-without-dots.s10 bpl lbl
Dbasic-a64-instructions.s1244 bpl lbl
/external/swiftshader/third_party/subzero/src/
DIceInstX8664.def80 X(Reg_bpl, 5, "bpl", Reg_rbp, 0,1,0,1,1, 1,0,0,0,1, 0, 0,0,0,1,0, \
132 REGLIST3(RegX8664, ebp, bp, bpl)) \
165 REGLIST3(RegX8664, rbp, bp, bpl)) \
198 REGLIST3(RegX8664, rbp, ebp, bpl)) \
/external/llvm/test/MC/Lanai/
Dconditional_inst.s33 bpl jump2
Dv11.s75 bpl 0x123454 label
115 bpl.r 0x5678
/external/llvm/test/CodeGen/X86/
Dasm-mismatched-types.ll33 ; CHECK: # REG: %bpl
Dimplicit-null-checks.mir169 …liveins: %eax, %ah, %al, %ax, %bh, %bl, %bp, %bpl, %bx, %eax, %ebp, %ebx, %rax, %rbp, %rbx, %r12, …
Dclear_upper_vector_element_bits.ll550 ; AVX-NEXT: andb $15, %bpl
551 ; AVX-NEXT: movb %bpl, -{{[0-9]+}}(%rsp)
Dmasked_memop.ll3373 ; AVX1-NEXT: movb {{[0-9]+}}(%rsp), %bpl
3381 ; AVX1-NEXT: testb $1, %bpl
3742 ; AVX1-NEXT: movzbl %bpl, %eax
3804 ; AVX1-NEXT: movzbl %bpl, %ebp
3807 ; AVX1-NEXT: movzbl %bpl, %ebp
3810 ; AVX1-NEXT: movzbl %bpl, %ebp
3813 ; AVX1-NEXT: movzbl %bpl, %ebp
4029 ; AVX2-NEXT: movb {{[0-9]+}}(%rsp), %bpl
4037 ; AVX2-NEXT: testb $1, %bpl
4466 ; AVX2-NEXT: movzbl %bpl, %ebp
[all …]
/external/boringssl/ios-arm/crypto/fipsmodule/
Dghash-armv4.S135 bpl Linner
289 bpl Loop
Dbsaes-armv7.S1754 bpl Lxts_enc_loop
2248 bpl Lxts_dec_loop
/external/boringssl/linux-arm/crypto/fipsmodule/
Dghash-armv4.S132 bpl .Linner
284 bpl .Loop
Dbsaes-armv7.S1743 bpl .Lxts_enc_loop
2235 bpl .Lxts_dec_loop
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/
DTestUtil.h113 LegacyRegAliases(r5, rbp, ebp, bp, bpl);
831 LegacyRegAccessors(r5, rbp, ebp, bp, bpl);
/external/llvm/test/DebugInfo/MIR/X86/
Dlive-debug-values.mir170 calleeSavedRegisters: [ '%bh', '%bl', '%bp', '%bpl', '%bx', '%ebp', '%ebx',
/external/llvm/test/MC/Disassembler/Lanai/
Dv11.txt68 # CHECK: bpl 0x123454
100 # CHECK: bpl.r 0x5678
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/
Dfp.cmp.ll300 ; ARM32-O2: bpl
305 ; ARM32-O2: bpl
/external/libvpx/libvpx/third_party/x86inc/
Dx86inc.asm295 DECLARE_REG_SIZE bp, bpl, null
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86RegisterInfo.td53 def BPL : Register<"bpl">;
DX86GenAsmWriter.inc5430 "ah\000al\000ax\000bh\000bl\000bp\000bpl\000bx\000ch\000cl\000cr0\000cr1"
DX86GenAsmWriter1.inc6173 "ah\000al\000ax\000bh\000bl\000bp\000bpl\000bx\000ch\000cl\000cr0\000cr1"
/external/llvm/lib/Target/X86/
DX86RegisterInfo.td64 def BPL : X86Reg<"bpl", 5>;

12