Home
last modified time | relevance | path

Searched refs:msa (Results 1 – 25 of 136) sorted by relevance

123456

/external/libvpx/
Dgenerate_config.sh177 gen_config_files mips32-msa "--target=mips32-linux-gcc --enable-msa ${all_platforms}"
179 gen_config_files mips64-msa "--target=mips64-linux-gcc --enable-msa ${all_platforms}"
194 lint_config mips32-msa
196 lint_config mips64-msa
212 gen_rtcd_header mips32-msa mips32
214 gen_rtcd_header mips64-msa mips64
264 config=$(print_config_basic mips32-msa)
267 gen_bp_srcs libvpx_mips32_msa libvpx_srcs.txt $LIBVPX_CONFIG_DIR/mips32-msa > config_mips32-msa.bp
276 config=$(print_config_basic mips64-msa)
279 gen_bp_srcs libvpx_mips64_msa libvpx_srcs.txt $LIBVPX_CONFIG_DIR/mips64-msa > config_mips64-msa.bp
DAndroid.bp.in53 msa: {
56 local_include_dirs: ["config/mips32-msa"],
64 msa: {
67 local_include_dirs: ["config/mips64-msa"],
DAndroid.bp930 "libvpx/vp8/common/mips/msa/bilinear_filter_msa.c",
931 "libvpx/vp8/common/mips/msa/copymem_msa.c",
932 "libvpx/vp8/common/mips/msa/idct_msa.c",
933 "libvpx/vp8/common/mips/msa/loopfilter_filters_msa.c",
934 "libvpx/vp8/common/mips/msa/sixtap_filter_msa.c",
962 "libvpx/vp8/encoder/mips/msa/dct_msa.c",
963 "libvpx/vp8/encoder/mips/msa/denoising_msa.c",
964 "libvpx/vp8/encoder/mips/msa/encodeopt_msa.c",
965 "libvpx/vp8/encoder/mips/msa/quantize_msa.c",
978 "libvpx/vp9/common/mips/msa/vp9_idct16x16_msa.c",
[all …]
/external/llvm/test/CodeGen/Mips/msa/
Dspecial.ll3 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | \
5 ; RUN: llc -march=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 < %s | \
7 ; RUN: llc -march=mips -mcpu=mips32r6 -mattr=+msa < %s | \
9 ; RUN: llc -march=mips64 -mcpu=mips64r6 -mattr=+msa < %s | \
Dllvm-stress-sz1-s742806235.ll2 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s
4 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s
D2r_vector_scalar.ll4 ; RUN: llc -march=mips -mattr=+msa,+fp64 -relocation-model=pic < %s | \
6 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 -relocation-model=pic < %s | \
8 ; RUN: llc -march=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 -relocation-model=pic < %s | \
10 ; RUN: llc -march=mips64el -mcpu=mips64r2 -mattr=+msa,+fp64 -relocation-model=pic < %s | \
Delm_move.ll4 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
5 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
Dllvm-stress-s2501752154-simplified.ll2 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s
4 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s
Dllvm-stress-s449609655-simplified.ll2 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s
4 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s
Dllvm-stress-s2090927243-simplified.ll2 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s
4 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s
Dvecs10.ll3 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
4 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
D3rf_float_int.ll4 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
5 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
D2rf_tq.ll4 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
5 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
D3rf_exdo.ll4 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck %s
5 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck %s
Dbasic_operations_float.ll1 ; RUN: llc -march=mips -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck -check-prefixes=ALL…
2 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck -check-prefixes=A…
3 ; RUN: llc -march=mips64 -target-abi=n32 -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck -…
4 ; RUN: llc -march=mips64el -target-abi=n32 -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck…
5 ; RUN: llc -march=mips64 -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck -check-prefixes=A…
6 ; RUN: llc -march=mips64el -mattr=+msa,+fp64 -relocation-model=pic < %s | FileCheck -check-prefixes…
Dendian.ll1 ; RUN: llc -march=mips -mattr=+msa,+fp64 < %s | FileCheck -check-prefix=BIGENDIAN %s
2 ; RUN: llc -march=mipsel -mattr=+msa,+fp64 < %s | FileCheck -check-prefix=LITENDIAN %s
/external/libvpx/libvpx/vp8/
Dvp8cx.mk104 VP8_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/dct_msa.c
105 VP8_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/encodeopt_msa.c
106 VP8_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/quantize_msa.c
107 VP8_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/temporal_filter_msa.c
110 VP8_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/denoising_msa.c
114 VP8_CX_SRCS_REMOVE-$(HAVE_MSA) += encoder/mips/msa/temporal_filter_msa.c
Dvp8_common.mk112 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/bilinear_filter_msa.c
113 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/copymem_msa.c
114 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/idct_msa.c
115 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/loopfilter_filters_msa.c
116 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/sixtap_filter_msa.c
117 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/vp8_macros_msa.h
120 VP8_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/mfqe_msa.c
/external/libvpx/libvpx/vp9/
Dvp9_common.mk77 VP9_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/vp9_idct4x4_msa.c
78 VP9_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/vp9_idct8x8_msa.c
79 VP9_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/vp9_idct16x16_msa.c
82 VP9_COMMON_SRCS-$(HAVE_MSA) += common/mips/msa/vp9_mfqe_msa.c
Dvp9cx.mk135 VP9_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/vp9_error_msa.c
136 VP9_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/vp9_fdct4x4_msa.c
137 VP9_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/vp9_fdct8x8_msa.c
138 VP9_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/vp9_fdct16x16_msa.c
139 VP9_CX_SRCS-$(HAVE_MSA) += encoder/mips/msa/vp9_fdct_msa.h
/external/llvm/test/MC/Mips/
Dmips-reginfo-fp64.s1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32r2 -mattr=+msa,+fp64 -filetype=obj -o - | \
5 # RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 -target-abi n32 -filetype=obj -o - …
9 # RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 -mattr=+msa,+fp64 -target-abi n64 -filetype=obj -o - …
/external/llvm/test/MC/Mips/msa/
Dset-msa-directive.s3 # CHECK: .set msa
13 .set msa define
Dabiflags.s1 # RUN: llvm-mc %s -arch=mips -mcpu=mips32r2 -mattr=+msa | \
4 # RUN: llvm-mc %s -arch=mips -mcpu=mips32r2 -mattr=+msa -filetype=obj -o - | \
Dtest_2r_msa64.s1 # RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 -mattr=+msa -show-encoding | FileCheck %s
Dtest_elm_msa64.s1 # RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 -mattr=+msa -show-encoding | FileCheck %s

123456