Home
last modified time | relevance | path

Searched refs:regsOverlap (Results 1 – 25 of 32) sorted by relevance

12

/external/llvm/lib/CodeGen/
DImplicitNullChecks.cpp236 if (!TRI.regsOverlap(Reg, MO.getReg())) in isSafeToHoist()
284 if (TRI.regsOverlap(Reg, MO.getReg())) in isSafeToHoist()
455 if (TRI->regsOverlap(MO.getReg(), BaseReg)) in analyzeBlockForNullChecks()
DProcessImplicitDefs.cpp108 !TRI->regsOverlap(Reg, UserReg)) in processImplicitDef()
DCriticalAntiDepBreaker.cpp410 if (TRI->regsOverlap(NewReg, *it)) { in findSuitableFreeRegister()
603 if (MO.isUse() && TRI->regsOverlap(AntiDepReg, Reg)) { in BreakAntiDependencies()
DMachineInstrBundle.cpp316 if (!TRI->regsOverlap(MOReg, Reg)) in analyzePhysReg()
DRegAllocPBQP.cpp392 if (TRI.regsOverlap(PRegN, PRegM)) { in createInterferenceEdge()
556 if (TRI.regsOverlap(reg, CSR[i])) in isACalleeSavedRegister()
DMachineInstr.cpp1356 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
2014 if ((RegInfo && RegInfo->regsOverlap(Reg, OpReg)) || Reg == OpReg) in clearRegisterKills()
2118 [&](unsigned Use) { return TRI.regsOverlap(Use, Reg); })) in setPhysRegsDeadExcept()
DMachineCSE.cpp193 if (!TRI->regsOverlap(MO.getReg(), Reg)) in isPhysDefTriviallyDead()
/external/swiftshader/third_party/LLVM/lib/CodeGen/
DStackSlotColoring.cpp535 } else if (TRI->regsOverlap(Reg, NewReg)) { in PropagateBackward()
537 } else if (TRI->regsOverlap(Reg, OldReg)) { in PropagateBackward()
593 } else if (TRI->regsOverlap(Reg, NewReg) || in PropagateForward()
594 TRI->regsOverlap(Reg, OldReg)) in PropagateForward()
DVirtRegRewriter.cpp899 if (TRI->regsOverlap(PRRU, PhysReg)) { in GetRegForReload()
1012 if (TRI->regsOverlap(PhysReg, Reg)) in FoldsStackSlotModRef()
1432 if (PhysReg && TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold()
1439 if (TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold()
1445 if (!TRI->regsOverlap(PhysReg, UnfoldPR)) in OptimizeByUnfold()
1537 if (!NewDstMO.isKill() || TRI->regsOverlap(NewReg, SrcReg)) in CommuteToFoldReload()
2049 TRI->regsOverlap(MOk.getReg(), PhysReg)) { in ProcessUses()
2516 assert(TRI->regsOverlap(KillRegs[0], MI.getOperand(0).getReg())); in RewriteMBB()
DRenderMachineFunction.cpp361 if (tri->regsOverlap(preg, trcPReg)) in initWorst()
392 if (tri->regsOverlap(trc1Reg, trc2Reg)) in initWorst()
DMachineCSE.cpp168 if (!TRI->regsOverlap(MO.getReg(), Reg)) in isPhysDefTriviallyDead()
DCriticalAntiDepBreaker.cpp588 if (MO.isUse() && TRI->regsOverlap(AntiDepReg, Reg)) { in BreakAntiDependencies()
DRegAllocLinearScan.cpp869 if (tri_->regsOverlap(PhysReg, Candidate)) { in findIntervalsToSpill()
884 if (tri_->regsOverlap(PhysReg, Candidate)) { in findIntervalsToSpill()
DMachineInstr.cpp958 Found = TRI->regsOverlap(MOReg, Reg); in findRegisterDefOperandIdx()
1702 if (TRI.regsOverlap(*I, Reg)) { in setPhysRegsDeadExcept()
DRegAllocPBQP.cpp330 if (tri->regsOverlap(preg1, preg2)) { in addInterferenceCosts()
DLiveIntervalAnalysis.cpp209 if (PhysReg && tri_->regsOverlap(PhysReg, reg)) in conflictsWithPhysReg()
240 if (tri_->regsOverlap(Reg, PhysReg)) in conflictsWithAliasRef()
/external/llvm/lib/Target/AArch64/
DAArch64DeadRegisterDefinitionsPass.cpp73 if (TRI->regsOverlap(Reg, MO.getReg())) in implicitlyDefinesOverlappingReg()
DAArch64PBQPRegAlloc.cpp197 if (livesOverlap && TRI->regsOverlap(pRd, pRa)) in addIntraChainConstraint()
DAArch64AsmPrinter.cpp235 assert(RI->regsOverlap(RegToPrint, Reg)); in printAsmRegInClass()
/external/llvm/lib/Target/X86/
DX86CallFrameOptimization.cpp305 if (RegInfo.regsOverlap(Reg, RegInfo.getStackRegister())) in classifyInstruction()
309 if (RegInfo.regsOverlap(Reg, U)) in classifyInstruction()
/external/swiftshader/third_party/LLVM/include/llvm/Target/
DTargetRegisterInfo.h331 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() function
/external/llvm/include/llvm/Target/
DTargetRegisterInfo.h412 bool regsOverlap(unsigned regA, unsigned regB) const { in regsOverlap() function
/external/llvm/lib/Target/SystemZ/
DSystemZElimCompare.cpp136 if (TRI->regsOverlap(MOReg, Reg)) { in getRegReferences()
/external/llvm/lib/Target/ARM/
DARMLoadStoreOptimizer.cpp1651 (TRI->regsOverlap(EvenReg, BaseReg))) { in FixInvalidRegPairOp()
1652 assert(!TRI->regsOverlap(OddReg, BaseReg)); in FixInvalidRegPairOp()
1741 if (TRI->regsOverlap(Reg, E.MI->getOperand(0).getReg())) { in LoadStoreMultipleOpti()
2040 if (MO.isDef() && TRI->regsOverlap(Reg, Base)) in IsSafeAndProfitableToMove()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMLoadStoreOptimizer.cpp1134 (TRI->regsOverlap(EvenReg, BaseReg))) { in FixInvalidRegPairOp()
1135 assert(!TRI->regsOverlap(OddReg, BaseReg)); in FixInvalidRegPairOp()
1487 if (MO.isDef() && TRI->regsOverlap(Reg, Base)) in IsSafeAndProfitableToMove()

12