Home
last modified time | relevance | path

Searched refs:subtarget (Results 1 – 25 of 73) sorted by relevance

123

/external/icu/icu4c/source/samples/
DMakefile.in75 subtarget=`echo $@ | sed s/-samples-recursive//`; \
77 echo "$(MAKE)[$(MAKELEVEL)]: Making \`$$subtarget' in \`$$subdir'"; \
80 local_target="$$subtarget-local"; \
82 local_target="$$subtarget"; \
87 $(MAKE) "$$subtarget-local" || exit; \
/external/python/cpython2/Lib/plat-mac/lib-scriptpackages/CodeWarrior/
DCodeWarrior_suite.py322 class subtarget(aetools.ComponentItem): class
334 subtargets = subtarget
520 subtarget._superclassnames = ['target']
521 subtarget._privpropdict = {
526 subtarget._privelemdict = {
567 'subtarget' : subtarget,
639 'SBTG' : subtarget,
D__init__.py69 getbaseclasses(subtarget)
136 'SBTG' : subtarget,
/external/llvm/include/llvm/Target/
DTargetSchedule.td27 // each subtarget, define WriteRes and ReadAdvance to associate
31 // subtarget, define ItinRW entries to map ItineraryClass to
33 // be subtarget specific and can be directly associated with resources
36 // C. In the subtarget, map SchedReadWrite types to specific
39 // subtarget can directly associate resources with SchedReadWrite
42 // D. In either the target or subtarget, define SchedWriteVariant or
95 // and may actually be generated for that subtarget must clear this
264 // defined by the subtarget, and maps the SchedWrite to processor
268 // be used instead to define subtarget specific SchedWrites and map
270 // itinerary classes to the subtarget's SchedWrites.
[all …]
/external/llvm/lib/Target/AVR/
DCMakeLists.txt6 tablegen(LLVM AVRGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/test/CodeGen/AMDGPU/
Dread-register-invalid-subtarget.ll3 ; CHECK: invalid register "flat_scratch_lo" for subtarget.
Dllvm.amdgcn.log.clamp.ll4 ; ERR: intrinsic not supported on subtarget
Dvi-removed-intrinsics.ll3 … in function rsq_legacy_f32 void (float addrspace(1)*, float): intrinsic not supported on subtarget
/external/llvm/lib/Target/Sparc/
DLeonFeatures.td18 // support to casa instruction; for leon3 subtarget only
27 // support to casa instruction; for leon3 subtarget only
DCMakeLists.txt10 tablegen(LLVM SparcGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/docs/CommandGuide/
Dtblgen.rst108 .. option:: -gen-subtarget
110 Generate subtarget enumerations.
/external/swiftshader/third_party/LLVM/docs/CommandGuide/
Dtblgen.pod92 =item B<-gen-subtarget>
94 Generate subtarget enumerations.
/external/llvm/lib/Target/MSP430/
DCMakeLists.txt8 tablegen(LLVM MSP430GenSubtargetInfo.inc -gen-subtarget)
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/
DSPURegisterInfo.h37 SPURegisterInfo(const SPUSubtarget &subtarget, const TargetInstrInfo &tii);
/external/llvm/lib/Target/BPF/
DCMakeLists.txt10 tablegen(LLVM BPFGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/lib/Target/XCore/
DCMakeLists.txt9 tablegen(LLVM XCoreGenSubtargetInfo.inc -gen-subtarget)
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
DMBlazeCallingConv.td12 /// CCIfSubtarget - Match if the current subtarget has a feature F.
/external/llvm/lib/Target/NVPTX/
DCMakeLists.txt8 tablegen(LLVM NVPTXGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/test/CodeGen/AArch64/
Dfunction-subtarget-features.ll5 ; This test verifies that we can enable subtarget features via
/external/llvm/test/CodeGen/ARM/
Dminsize-litpools.ll4 ; CodeGen should be able to set and reset the MinSize subtarget-feature, and
/external/llvm/lib/Target/Lanai/
DCMakeLists.txt11 tablegen(LLVM LanaiGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/lib/Target/SystemZ/
DCMakeLists.txt11 tablegen(LLVM SystemZGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/lib/Target/ARM/
DARMSchedule.td12 // Here we define the subtarget independent read/write per-operand resources.
13 // The subtarget schedule definitions will then map these to the subtarget's
41 // Next, the subtarget td file assigns resources to the abstract resources
/external/llvm/lib/Target/WebAssembly/
DCMakeLists.txt9 tablegen(LLVM WebAssemblyGenSubtargetInfo.inc -gen-subtarget)
/external/llvm/lib/Target/X86/
DCMakeLists.txt12 tablegen(LLVM X86GenSubtargetInfo.inc -gen-subtarget)

123