Home
last modified time | relevance | path

Searched refs:vcle (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm/test/MC/ARM/
Dneon-cmp-encoding.s105 vcle.s8 d16, d16, #0
111 @ CHECK: vcle.s8 d16, d16, #0 @ encoding: [0xa0,0x01,0xf1,0xf3]
148 vcle.s8 d16, d16, d17
149 vcle.s16 d16, d16, d17
150 vcle.s32 d16, d16, d17
151 vcle.u8 d16, d16, d17
152 vcle.u16 d16, d16, d17
153 vcle.u32 d16, d16, d17
154 vcle.f32 d16, d16, d17
155 vcle.s8 q8, q8, q9
[all …]
Dfullfp16-neon.s116 vcle.f16 d2, d3, d4
117 vcle.f16 q2, q3, q4
123 vcle.f16 d2, d3, #0
124 vcle.f16 q2, q3, #0
125 @ ARM: vcle.f16 d2, d3, #0 @ encoding: [0x83,0x25,0xb5,0xf3]
126 @ ARM: vcle.f16 q2, q3, #0 @ encoding: [0xc6,0x45,0xb5,0xf3]
127 @ THUMB: vcle.f16 d2, d3, #0 @ encoding: [0xb5,0xff,0x83,0x25]
128 @ THUMB: vcle.f16 q2, q3, #0 @ encoding: [0xb5,0xff,0xc6,0x45]
Dfullfp16-neon-neg.s86 vcle.f16 d2, d3, d4
87 vcle.f16 q2, q3, q4
91 vcle.f16 d2, d3, #0
92 vcle.f16 q2, q3, #0
Dneon-bitwise-encoding.s325 vcle.s16 q5, #0
326 vcle.s16 d5, #0
/external/arm-neon-tests/
Dref_vcle.c26 #define INSN_NAME vcle
DAndroid.mk25 vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
DMakefile.gcc46 vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
DMakefile40 vqsub vqdmulh_lane vqdmull vqdmlal vqdmlsl vceq vcge vcle \
/external/pdfium/third_party/libpng16/arm/
Dfilter_neon.S182 vcle.u16 q12, q13, q14 @ pa <= pb
183 vcle.u16 q13, q13, q15 @ pa <= pc
184 vcle.u16 q14, q14, q15 @ pb <= pc
/external/skia/third_party/libpng/arm/
Dfilter_neon.S182 vcle.u16 q12, q13, q14 @ pa <= pb
183 vcle.u16 q13, q13, q15 @ pa <= pc
184 vcle.u16 q14, q14, q15 @ pb <= pc
/external/libpng/arm/
Dfilter_neon.S182 vcle.u16 q12, q13, q14 @ pa <= pb
183 vcle.u16 q13, q13, q15 @ pa <= pc
184 vcle.u16 q14, q14, q15 @ pb <= pc
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Dneon-cmp-encoding.s105 vcle.s8 d16, d16, #0
111 @ CHECK: vcle.s8 d16, d16, #0 @ encoding: [0xa0,0x01,0xf1,0xf3]
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dvcge.ll179 ;CHECK: vcle.s8
191 ;CHECK: vcle.f32
/external/llvm/test/CodeGen/ARM/
Dvcge.ll179 ;CHECK: vcle.s8
191 ;CHECK: vcle.f32
/external/llvm/test/MC/Disassembler/ARM/
Dfullfp16-neon-arm.txt84 # CHECK: vcle.f16 d2, d3, #0
85 # CHECK: vcle.f16 q2, q3, #0
Dfullfp16-neon-thumb.txt84 # CHECK: vcle.f16 d2, d3, #0
85 # CHECK: vcle.f16 q2, q3, #0
/external/libvpx/libvpx/vpx_dsp/arm/
Dloopfilter_neon.c89 *mask = vcle##r##u8(*mask, limit); \
90 t0 = vcle##r##u8(t0, blimit); \
116 *flat = vcle##r##u8(*flat, vdup##r##n_u8(1)); /* flat_mask4() */ \
142 flat2 = vcle##r##u8(flat2, vdup##r##n_u8(1)); \
/external/vixl/src/aarch32/
Dassembler-aarch32.h4040 void vcle(Condition cond,
4045 void vcle(DataType dt, DRegister rd, DRegister rm, const DOperand& operand) { in vcle() function
4046 vcle(al, dt, rd, rm, operand); in vcle()
4049 void vcle(Condition cond,
4054 void vcle(DataType dt, QRegister rd, QRegister rm, const QOperand& operand) { in vcle() function
4055 vcle(al, dt, rd, rm, operand); in vcle()
4058 void vcle(
4060 void vcle(DataType dt, DRegister rd, DRegister rn, DRegister rm) { in vcle() function
4061 vcle(al, dt, rd, rn, rm); in vcle()
4064 void vcle(
[all …]
Ddisasm-aarch32.h1487 void vcle(Condition cond,
1493 void vcle(Condition cond,
1499 void vcle(
1502 void vcle(
Dassembler-aarch32.cc14370 void Assembler::vcle(Condition cond, in vcle() function in vixl::aarch32::Assembler
14407 Delegate(kVcle, &Assembler::vcle, cond, dt, rd, rm, operand); in vcle()
14410 void Assembler::vcle(Condition cond, in vcle() function in vixl::aarch32::Assembler
14447 Delegate(kVcle, &Assembler::vcle, cond, dt, rd, rm, operand); in vcle()
14450 void Assembler::vcle( in vcle() function in vixl::aarch32::Assembler
14494 Delegate(kVcle, &Assembler::vcle, cond, dt, rd, rn, rm); in vcle()
14497 void Assembler::vcle( in vcle() function in vixl::aarch32::Assembler
14541 Delegate(kVcle, &Assembler::vcle, cond, dt, rd, rn, rm); in vcle()
Dmacro-assembler-aarch32.h6103 vcle(cond, dt, rd, rm, operand); in Vcle()
6121 vcle(cond, dt, rd, rm, operand); in Vcle()
6136 vcle(cond, dt, rd, rn, rm); in Vcle()
6151 vcle(cond, dt, rd, rn, rm); in Vcle()
/external/clang/include/clang/Basic/
Darm_neon.td554 def VCLE : SOpInst<"vcle", "udd", "csifUcUsUiQcQsQiQfQUcQUsQUi", OP_LE>;
1003 def CFMLE : SOpInst<"vcle", "udd", "lUldQdQlQUl", OP_LE>;
1515 def SCALAR_CMLE : SInst<"vcle", "sss", "SlSUl">;
1532 def SCALAR_FCMLE : IInst<"vcle", "bss", "SfSd">;
/external/llvm/lib/Target/ARM/
DARMInstrNEON.td4748 defm VCLEz : N2V_QHS_cmp<0b11, 0b11, 0b01, 0b00011, 0, "vcle", "s",
8030 def : NEONInstAlias<"vcle${p}.s8 $Dd, $Dn, $Dm",
8032 def : NEONInstAlias<"vcle${p}.s16 $Dd, $Dn, $Dm",
8034 def : NEONInstAlias<"vcle${p}.s32 $Dd, $Dn, $Dm",
8036 def : NEONInstAlias<"vcle${p}.u8 $Dd, $Dn, $Dm",
8038 def : NEONInstAlias<"vcle${p}.u16 $Dd, $Dn, $Dm",
8040 def : NEONInstAlias<"vcle${p}.u32 $Dd, $Dn, $Dm",
8042 def : NEONInstAlias<"vcle${p}.f32 $Dd, $Dn, $Dm",
8045 def : NEONInstAlias<"vcle${p}.f16 $Dd, $Dn, $Dm",
8048 def : NEONInstAlias<"vcle${p}.s8 $Qd, $Qn, $Qm",
[all …]
/external/libavc/encoder/arm/
Dime_distortion_metrics_a9q.s1222 vcle.s16 q15, q11, q9 @Add to the lss
1230 vcle.s16 q14, q11, q12 @Add to the lss
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dneon.txt432 # CHECK: vcle.s8 d16, d16, #0

12