• Home
  • Line#
  • Scopes#
  • Navigate#
  • Raw
  • Download
1 /****************************************************************************
2  ****************************************************************************
3  ***
4  ***   This header was automatically generated from a Linux kernel header
5  ***   of the same name, to make information necessary for userspace to
6  ***   call into the kernel available to libc.  It contains only constants,
7  ***   structures, and macros generated from the original header, and thus,
8  ***   contains no copyrightable information.
9  ***
10  ***   To edit the content of this header, modify the corresponding
11  ***   source file (e.g. under external/kernel-headers/original/) then
12  ***   run bionic/libc/kernel/tools/update_all.py
13  ***
14  ***   Any manual change here will be lost the next time this script will
15  ***   be run. You've been warned!
16  ***
17  ****************************************************************************
18  ****************************************************************************/
19 #ifndef _ASM_X86_HYPERV_H
20 #define _ASM_X86_HYPERV_H
21 #include <linux/types.h>
22 #define HYPERV_CPUID_VENDOR_AND_MAX_FUNCTIONS 0x40000000
23 #define HYPERV_CPUID_INTERFACE 0x40000001
24 #define HYPERV_CPUID_VERSION 0x40000002
25 #define HYPERV_CPUID_FEATURES 0x40000003
26 #define HYPERV_CPUID_ENLIGHTMENT_INFO 0x40000004
27 #define HYPERV_CPUID_IMPLEMENT_LIMITS 0x40000005
28 #define HYPERV_HYPERVISOR_PRESENT_BIT 0x80000000
29 #define HYPERV_CPUID_MIN 0x40000005
30 #define HYPERV_CPUID_MAX 0x4000ffff
31 #define HV_X64_MSR_VP_RUNTIME_AVAILABLE (1 << 0)
32 #define HV_X64_MSR_TIME_REF_COUNT_AVAILABLE (1 << 1)
33 #define HV_X64_MSR_REFERENCE_TSC_AVAILABLE (1 << 9)
34 #define HV_X64_MSR_REFERENCE_TSC 0x40000021
35 #define HV_X64_MSR_APIC_FREQUENCY_AVAILABLE (1 << 11)
36 #define HV_X64_MSR_TSC_FREQUENCY_AVAILABLE (1 << 11)
37 #define HV_X64_MSR_SYNIC_AVAILABLE (1 << 2)
38 #define HV_X64_MSR_SYNTIMER_AVAILABLE (1 << 3)
39 #define HV_X64_MSR_APIC_ACCESS_AVAILABLE (1 << 4)
40 #define HV_X64_MSR_HYPERCALL_AVAILABLE (1 << 5)
41 #define HV_X64_MSR_VP_INDEX_AVAILABLE (1 << 6)
42 #define HV_X64_MSR_RESET_AVAILABLE (1 << 7)
43 #define HV_X64_MSR_STAT_PAGES_AVAILABLE (1 << 8)
44 #define HV_X64_CREATE_PARTITIONS (1 << 0)
45 #define HV_X64_ACCESS_PARTITION_ID (1 << 1)
46 #define HV_X64_ACCESS_MEMORY_POOL (1 << 2)
47 #define HV_X64_ADJUST_MESSAGE_BUFFERS (1 << 3)
48 #define HV_X64_POST_MESSAGES (1 << 4)
49 #define HV_X64_SIGNAL_EVENTS (1 << 5)
50 #define HV_X64_CREATE_PORT (1 << 6)
51 #define HV_X64_CONNECT_PORT (1 << 7)
52 #define HV_X64_ACCESS_STATS (1 << 8)
53 #define HV_X64_DEBUGGING (1 << 11)
54 #define HV_X64_CPU_POWER_MANAGEMENT (1 << 12)
55 #define HV_X64_CONFIGURE_PROFILER (1 << 13)
56 #define HV_X64_MWAIT_AVAILABLE (1 << 0)
57 #define HV_X64_GUEST_DEBUGGING_AVAILABLE (1 << 1)
58 #define HV_X64_PERF_MONITOR_AVAILABLE (1 << 2)
59 #define HV_X64_CPU_DYNAMIC_PARTITIONING_AVAILABLE (1 << 3)
60 #define HV_X64_HYPERCALL_PARAMS_XMM_AVAILABLE (1 << 4)
61 #define HV_X64_GUEST_IDLE_STATE_AVAILABLE (1 << 5)
62 #define HV_X64_GUEST_CRASH_MSR_AVAILABLE (1 << 10)
63 #define HV_X64_MWAIT_RECOMMENDED (1 << 0)
64 #define HV_X64_LOCAL_TLB_FLUSH_RECOMMENDED (1 << 1)
65 #define HV_X64_REMOTE_TLB_FLUSH_RECOMMENDED (1 << 2)
66 #define HV_X64_APIC_ACCESS_RECOMMENDED (1 << 3)
67 #define HV_X64_SYSTEM_RESET_RECOMMENDED (1 << 4)
68 #define HV_X64_RELAXED_TIMING_RECOMMENDED (1 << 5)
69 #define HV_X64_MSR_GUEST_OS_ID 0x40000000
70 #define HV_X64_MSR_HYPERCALL 0x40000001
71 #define HV_X64_MSR_VP_INDEX 0x40000002
72 #define HV_X64_MSR_RESET 0x40000003
73 #define HV_X64_MSR_VP_RUNTIME 0x40000010
74 #define HV_X64_MSR_TIME_REF_COUNT 0x40000020
75 #define HV_X64_MSR_TSC_FREQUENCY 0x40000022
76 #define HV_X64_MSR_APIC_FREQUENCY 0x40000023
77 #define HV_X64_MSR_EOI 0x40000070
78 #define HV_X64_MSR_ICR 0x40000071
79 #define HV_X64_MSR_TPR 0x40000072
80 #define HV_X64_MSR_APIC_ASSIST_PAGE 0x40000073
81 #define HV_X64_MSR_SCONTROL 0x40000080
82 #define HV_X64_MSR_SVERSION 0x40000081
83 #define HV_X64_MSR_SIEFP 0x40000082
84 #define HV_X64_MSR_SIMP 0x40000083
85 #define HV_X64_MSR_EOM 0x40000084
86 #define HV_X64_MSR_SINT0 0x40000090
87 #define HV_X64_MSR_SINT1 0x40000091
88 #define HV_X64_MSR_SINT2 0x40000092
89 #define HV_X64_MSR_SINT3 0x40000093
90 #define HV_X64_MSR_SINT4 0x40000094
91 #define HV_X64_MSR_SINT5 0x40000095
92 #define HV_X64_MSR_SINT6 0x40000096
93 #define HV_X64_MSR_SINT7 0x40000097
94 #define HV_X64_MSR_SINT8 0x40000098
95 #define HV_X64_MSR_SINT9 0x40000099
96 #define HV_X64_MSR_SINT10 0x4000009A
97 #define HV_X64_MSR_SINT11 0x4000009B
98 #define HV_X64_MSR_SINT12 0x4000009C
99 #define HV_X64_MSR_SINT13 0x4000009D
100 #define HV_X64_MSR_SINT14 0x4000009E
101 #define HV_X64_MSR_SINT15 0x4000009F
102 #define HV_X64_MSR_STIMER0_CONFIG 0x400000B0
103 #define HV_X64_MSR_STIMER0_COUNT 0x400000B1
104 #define HV_X64_MSR_STIMER1_CONFIG 0x400000B2
105 #define HV_X64_MSR_STIMER1_COUNT 0x400000B3
106 #define HV_X64_MSR_STIMER2_CONFIG 0x400000B4
107 #define HV_X64_MSR_STIMER2_COUNT 0x400000B5
108 #define HV_X64_MSR_STIMER3_CONFIG 0x400000B6
109 #define HV_X64_MSR_STIMER3_COUNT 0x400000B7
110 #define HV_X64_MSR_CRASH_P0 0x40000100
111 #define HV_X64_MSR_CRASH_P1 0x40000101
112 #define HV_X64_MSR_CRASH_P2 0x40000102
113 #define HV_X64_MSR_CRASH_P3 0x40000103
114 #define HV_X64_MSR_CRASH_P4 0x40000104
115 #define HV_X64_MSR_CRASH_CTL 0x40000105
116 #define HV_X64_MSR_CRASH_CTL_NOTIFY (1ULL << 63)
117 #define HV_X64_MSR_CRASH_PARAMS (1 + (HV_X64_MSR_CRASH_P4 - HV_X64_MSR_CRASH_P0))
118 #define HV_X64_MSR_HYPERCALL_ENABLE 0x00000001
119 #define HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT 12
120 #define HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_MASK (~((1ull << HV_X64_MSR_HYPERCALL_PAGE_ADDRESS_SHIFT) - 1))
121 #define HVCALL_NOTIFY_LONG_SPIN_WAIT 0x0008
122 #define HVCALL_POST_MESSAGE 0x005c
123 #define HVCALL_SIGNAL_EVENT 0x005d
124 #define HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE 0x00000001
125 #define HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT 12
126 #define HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_MASK (~((1ull << HV_X64_MSR_APIC_ASSIST_PAGE_ADDRESS_SHIFT) - 1))
127 #define HV_X64_MSR_TSC_REFERENCE_ENABLE 0x00000001
128 #define HV_X64_MSR_TSC_REFERENCE_ADDRESS_SHIFT 12
129 #define HV_PROCESSOR_POWER_STATE_C0 0
130 #define HV_PROCESSOR_POWER_STATE_C1 1
131 #define HV_PROCESSOR_POWER_STATE_C2 2
132 #define HV_PROCESSOR_POWER_STATE_C3 3
133 #define HV_STATUS_SUCCESS 0
134 #define HV_STATUS_INVALID_HYPERCALL_CODE 2
135 #define HV_STATUS_INVALID_HYPERCALL_INPUT 3
136 #define HV_STATUS_INVALID_ALIGNMENT 4
137 #define HV_STATUS_INSUFFICIENT_MEMORY 11
138 #define HV_STATUS_INVALID_CONNECTION_ID 18
139 #define HV_STATUS_INSUFFICIENT_BUFFERS 19
140 typedef struct _HV_REFERENCE_TSC_PAGE {
141   __u32 tsc_sequence;
142   __u32 res1;
143   __u64 tsc_scale;
144   __s64 tsc_offset;
145 } HV_REFERENCE_TSC_PAGE, * PHV_REFERENCE_TSC_PAGE;
146 #define HV_SYNIC_SINT_COUNT (16)
147 #define HV_SYNIC_VERSION_1 (0x1)
148 #define HV_SYNIC_CONTROL_ENABLE (1ULL << 0)
149 #define HV_SYNIC_SIMP_ENABLE (1ULL << 0)
150 #define HV_SYNIC_SIEFP_ENABLE (1ULL << 0)
151 #define HV_SYNIC_SINT_MASKED (1ULL << 16)
152 #define HV_SYNIC_SINT_AUTO_EOI (1ULL << 17)
153 #define HV_SYNIC_SINT_VECTOR_MASK (0xFF)
154 #define HV_SYNIC_STIMER_COUNT (4)
155 #define HV_MESSAGE_SIZE (256)
156 #define HV_MESSAGE_PAYLOAD_BYTE_COUNT (240)
157 #define HV_MESSAGE_PAYLOAD_QWORD_COUNT (30)
158 enum hv_message_type {
159   HVMSG_NONE = 0x00000000,
160   HVMSG_UNMAPPED_GPA = 0x80000000,
161   HVMSG_GPA_INTERCEPT = 0x80000001,
162   HVMSG_TIMER_EXPIRED = 0x80000010,
163   HVMSG_INVALID_VP_REGISTER_VALUE = 0x80000020,
164   HVMSG_UNRECOVERABLE_EXCEPTION = 0x80000021,
165   HVMSG_UNSUPPORTED_FEATURE = 0x80000022,
166   HVMSG_EVENTLOG_BUFFERCOMPLETE = 0x80000040,
167   HVMSG_X64_IOPORT_INTERCEPT = 0x80010000,
168   HVMSG_X64_MSR_INTERCEPT = 0x80010001,
169   HVMSG_X64_CPUID_INTERCEPT = 0x80010002,
170   HVMSG_X64_EXCEPTION_INTERCEPT = 0x80010003,
171   HVMSG_X64_APIC_EOI = 0x80010004,
172   HVMSG_X64_LEGACY_FP_ERROR = 0x80010005
173 };
174 union hv_message_flags {
175   __u8 asu8;
176   struct {
177     __u8 msg_pending : 1;
178     __u8 reserved : 7;
179   };
180 };
181 union hv_port_id {
182   __u32 asu32;
183   struct {
184     __u32 id : 24;
185     __u32 reserved : 8;
186   } u;
187 };
188 struct hv_message_header {
189   __u32 message_type;
190   __u8 payload_size;
191   union hv_message_flags message_flags;
192   __u8 reserved[2];
193   union {
194     __u64 sender;
195     union hv_port_id port;
196   };
197 };
198 struct hv_message {
199   struct hv_message_header header;
200   union {
201     __u64 payload[HV_MESSAGE_PAYLOAD_QWORD_COUNT];
202   } u;
203 };
204 struct hv_message_page {
205   struct hv_message sint_message[HV_SYNIC_SINT_COUNT];
206 };
207 struct hv_timer_message_payload {
208   __u32 timer_index;
209   __u32 reserved;
210   __u64 expiration_time;
211   __u64 delivery_time;
212 };
213 #define HV_STIMER_ENABLE (1ULL << 0)
214 #define HV_STIMER_PERIODIC (1ULL << 1)
215 #define HV_STIMER_LAZY (1ULL << 2)
216 #define HV_STIMER_AUTOENABLE (1ULL << 3)
217 #define HV_STIMER_SINT(config) (__u8) (((config) >> 16) & 0x0F)
218 #endif
219