1; RUN: llc -mcpu=pwr7 -O1 < %s | FileCheck %s 2 3; This test verifies that the peephole optimization of address accesses 4; does not produce a load or store with a relocation that can't be 5; satisfied for a given instruction encoding. Reduced from a test supplied 6; by Hal Finkel. 7 8target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64" 9target triple = "powerpc64-unknown-linux-gnu" 10 11%struct.S1 = type { [8 x i8] } 12 13@main.l_1554 = internal global { i8, i8, i8, i8, i8, i8, i8, i8 } { i8 -1, i8 -6, i8 57, i8 62, i8 -48, i8 0, i8 58, i8 80 }, align 1 14 15; Function Attrs: nounwind readonly 16define signext i32 @main() #0 { 17entry: 18 %call = tail call fastcc signext i32 @func_90(%struct.S1* byval bitcast ({ i8, i8, i8, i8, i8, i8, i8, i8 }* @main.l_1554 to %struct.S1*)) 19; CHECK-NOT: ld {{[0-9]+}}, main.l_1554@toc@l 20 ret i32 %call 21} 22 23; Function Attrs: nounwind readonly 24define internal fastcc signext i32 @func_90(%struct.S1* byval nocapture %p_91) #0 { 25entry: 26 %0 = bitcast %struct.S1* %p_91 to i64* 27 %bf.load = load i64, i64* %0, align 1 28 %bf.shl = shl i64 %bf.load, 26 29 %bf.ashr = ashr i64 %bf.shl, 54 30 %bf.cast = trunc i64 %bf.ashr to i32 31 ret i32 %bf.cast 32} 33 34attributes #0 = { nounwind readonly "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" } 35