| /external/swiftshader/third_party/LLVM/lib/Target/SystemZ/ |
| D | SystemZISelDAGToDAG.cpp | 47 SDValue IndexReg; member
52 : BaseType(RegBase), IndexReg(), Disp(0), isRI(RI) { in SystemZRRIAddressMode()
69 if (IndexReg.getNode() != 0) IndexReg.getNode()->dump(); in dump()
232 if (AM.IndexReg.getNode() || AM.isRI) { in MatchAddress()
249 AM.IndexReg = Neg; in MatchAddress()
281 !AM.Base.Reg.getNode() && !AM.IndexReg.getNode()) { in MatchAddress()
283 AM.IndexReg = N.getNode()->getOperand(1); in MatchAddress()
322 if (AM.IndexReg.getNode() == 0 && !AM.isRI) { in MatchAddressBase()
323 AM.IndexReg = N; in MatchAddressBase()
350 Index = AM.IndexReg; in getAddressOperands()
[all …]
|
| D | SystemZInstrBuilder.h | 45 unsigned IndexReg; member
49 SystemZAddressMode() : BaseType(RegBase), IndexReg(0), Disp(0) { in SystemZAddressMode()
98 return MIB.addImm(AM.Disp).addReg(AM.IndexReg); in addFullAddress()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrBuilder.h | 49 unsigned IndexReg; member
55 : BaseType(RegBase), Scale(1), IndexReg(0), Disp(0), GV(nullptr), in X86AddressMode()
73 MO.push_back(MachineOperand::CreateReg(IndexReg, false, false, in getFullAddress()
104 AM.IndexReg = Op.getImm(); in getAddressFromInstr()
162 MIB.addImm(AM.Scale).addReg(AM.IndexReg); in addFullAddress()
|
| D | X86AsmPrinter.cpp | 232 const MachineOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg); in printLeaMemReference() local
242 bool HasParenPart = IndexReg.getReg() || HasBaseReg; in printLeaMemReference()
262 assert(IndexReg.getReg() != X86::ESP && in printLeaMemReference()
269 if (IndexReg.getReg()) { in printLeaMemReference()
298 const MachineOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg); in printIntelMemReference() local
316 if (IndexReg.getReg()) { in printIntelMemReference()
329 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) { in printIntelMemReference()
|
| D | X86ISelDAGToDAG.cpp | 62 SDValue IndexReg; member
75 : BaseType(RegBase), Base_FrameIndex(0), Scale(1), IndexReg(), Disp(0), in X86ISelAddressMode()
86 IndexReg.getNode() != nullptr || Base_Reg.getNode() != nullptr; in hasBaseOrIndexReg()
114 if (IndexReg.getNode()) in dump()
115 IndexReg.getNode()->dump(); in dump()
254 Index = AM.IndexReg; in getAddressOperands()
847 AM.Base_Reg = AM.IndexReg; in matchAddress()
859 AM.IndexReg.getNode() == nullptr && in matchAddress()
890 !AM.IndexReg.getNode()) { in matchAdd()
893 AM.IndexReg = N.getOperand(1); in matchAdd()
[all …]
|
| D | X86FastISel.cpp | 258 AM.IndexReg = constrainOperandRegClass(MIB->getDesc(), AM.IndexReg, in addFullAddress()
722 (AM.Base.Reg == 0 && AM.IndexReg == 0)) { in handleConstantAddresses()
741 assert(AM.Base.Reg == 0 && AM.IndexReg == 0); in handleConstantAddresses()
803 if (AM.IndexReg == 0) { in handleConstantAddresses()
805 AM.IndexReg = getRegForValue(V); in handleConstantAddresses()
806 return AM.IndexReg != 0; in handleConstantAddresses()
890 unsigned IndexReg = AM.IndexReg; in X86SelectAddress() local
922 if (IndexReg == 0 && in X86SelectAddress()
927 IndexReg = getRegForGEPIndex(Op).first; in X86SelectAddress()
928 if (IndexReg == 0) in X86SelectAddress()
[all …]
|
| D | X86MCInstLower.cpp | 780 unsigned Opc, BaseReg, ScaleVal, IndexReg, Displacement, SegmentReg; in EmitNop() local
781 Opc = IndexReg = Displacement = SegmentReg = 0; in EmitNop()
791 IndexReg = X86::RAX; break; in EmitNop()
793 IndexReg = X86::RAX; break; in EmitNop()
796 IndexReg = X86::RAX; break; in EmitNop()
798 IndexReg = X86::RAX; break; in EmitNop()
800 IndexReg = X86::RAX; SegmentReg = X86::CS; break; in EmitNop()
823 .addReg(IndexReg) in EmitNop()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 111 const MCOperand &IndexReg = MI->getOperand(Op+2); in printMemReference() local
123 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) in printMemReference()
130 if (IndexReg.getReg() || BaseReg.getReg()) { in printMemReference()
135 if (IndexReg.getReg()) { in printMemReference()
|
| D | X86IntelInstPrinter.cpp | 99 const MCOperand &IndexReg = MI->getOperand(Op+2); in printMemReference() local
117 if (IndexReg.getReg()) { in printMemReference()
132 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) { in printMemReference()
|
| /external/llvm/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 264 unsigned BaseReg, IndexReg, TmpReg, Scale; member in __anon01f3a6ab0111::X86AsmParser::IntelExprStateMachine
274 State(IES_PLUS), PrevState(IES_ERROR), BaseReg(0), IndexReg(0), TmpReg(0), in IntelExprStateMachine()
279 unsigned getIndexReg() { return IndexReg; } in getIndexReg()
387 assert (!IndexReg && "BaseReg/IndexReg already set!"); in onPlus()
388 IndexReg = TmpReg; in onPlus()
424 assert (!IndexReg && "BaseReg/IndexReg already set!"); in onMinus()
425 IndexReg = TmpReg; in onMinus()
461 assert (!IndexReg && "IndexReg already set!"); in onRegister()
463 IndexReg = Reg; in onRegister()
511 assert (!IndexReg && "IndexReg already set!"); in onInteger()
[all …]
|
| D | X86Operand.h | 56 unsigned IndexReg; member
121 return Mem.IndexReg; in getMemIndexReg()
238 return Mem.IndexReg >= LowR && Mem.IndexReg <= HighR; in isMemIndexReg()
504 Res->Mem.IndexReg = 0;
517 unsigned BaseReg, unsigned IndexReg, unsigned Scale, SMLoc StartLoc,
522 assert((SegReg || BaseReg || IndexReg) && "Invalid memory operand!");
531 Res->Mem.IndexReg = IndexReg;
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86MCCodeEmitter.cpp | 61 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is16BitMemOperand() local
69 (IndexReg.getReg() != 0 && in Is16BitMemOperand()
70 X86MCRegisterClasses[X86::GR16RegClassID].contains(IndexReg.getReg()))) in Is16BitMemOperand()
207 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is32BitMemOperand() local
211 (IndexReg.getReg() != 0 && in Is32BitMemOperand()
212 X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.getReg()))) in Is32BitMemOperand()
215 assert(IndexReg.getReg() == 0 && "Invalid eip-based address."); in Is32BitMemOperand()
226 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is64BitMemOperand() local
230 (IndexReg.getReg() != 0 && in Is64BitMemOperand()
231 X86MCRegisterClasses[X86::GR64RegClassID].contains(IndexReg.getReg()))) in Is64BitMemOperand()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/ |
| D | X86InstrBuilder.h | 50 unsigned IndexReg; member
56 : BaseType(RegBase), Scale(1), IndexReg(0), Disp(0), GV(0), GVOpFlags(0) { in X86AddressMode()
73 MO.push_back(MachineOperand::CreateReg(IndexReg, false, false, in getFullAddress()
134 MIB.addImm(AM.Scale).addReg(AM.IndexReg); in addFullAddress()
|
| D | X86ISelDAGToDAG.cpp | 64 SDValue IndexReg; member
76 : BaseType(RegBase), Base_FrameIndex(0), Scale(1), IndexReg(), Disp(0), in X86ISelAddressMode()
86 return IndexReg.getNode() != 0 || Base_Reg.getNode() != 0; in hasBaseOrIndexReg()
114 if (IndexReg.getNode() != 0) in dump()
115 IndexReg.getNode()->dump(); in dump()
237 Index = AM.IndexReg; in getAddressOperands()
708 AM.Base_Reg = AM.IndexReg; in MatchAddress()
720 AM.IndexReg.getNode() == 0 && in MatchAddress()
785 if (AM.IndexReg.getNode() != 0 || AM.Scale != 1) in MatchAddressRecursively()
803 AM.IndexReg = ShVal.getNode()->getOperand(0); in MatchAddressRecursively()
[all …]
|
| D | X86CodeEmitter.cpp | 469 const MachineOperand &IndexReg = MI.getOperand(Op+2); in emitMemModRMByte() local
476 assert(IndexReg.getReg() == 0 && Is64BitMode && in emitMemModRMByte()
497 IndexReg.getReg() == 0 && in emitMemModRMByte()
535 assert(IndexReg.getReg() != X86::ESP && in emitMemModRMByte()
536 IndexReg.getReg() != X86::RSP && "Cannot use ESP as index reg!"); in emitMemModRMByte()
569 if (IndexReg.getReg()) in emitMemModRMByte()
570 IndexRegNo = X86_MC::getX86RegNum(IndexReg.getReg()); in emitMemModRMByte()
577 if (IndexReg.getReg()) in emitMemModRMByte()
578 IndexRegNo = X86_MC::getX86RegNum(IndexReg.getReg()); in emitMemModRMByte()
|
| D | X86FastISel.cpp | 397 unsigned IndexReg = AM.IndexReg; in X86SelectAddress() local
434 if (IndexReg == 0 && in X86SelectAddress()
439 IndexReg = getRegForGEPIndex(Op).first; in X86SelectAddress()
440 if (IndexReg == 0) in X86SelectAddress()
453 AM.IndexReg = IndexReg; in X86SelectAddress()
492 (AM.Base.Reg == 0 && AM.IndexReg == 0)) { in X86SelectAddress()
511 assert(AM.Base.Reg == 0 && AM.IndexReg == 0); in X86SelectAddress()
573 if (AM.IndexReg == 0) { in X86SelectAddress()
575 AM.IndexReg = getRegForValue(V); in X86SelectAddress()
576 return AM.IndexReg != 0; in X86SelectAddress()
[all …]
|
| D | X86AsmPrinter.cpp | 283 const MachineOperand &IndexReg = MI->getOperand(Op+2); in printLeaMemReference() local
293 bool HasParenPart = IndexReg.getReg() || HasBaseReg; in printLeaMemReference()
309 assert(IndexReg.getReg() != X86::ESP && in printLeaMemReference()
316 if (IndexReg.getReg()) { in printLeaMemReference()
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/AsmParser/ |
| D | X86AsmParser.cpp | 136 unsigned IndexReg; member
185 return Mem.IndexReg; in getMemIndexReg()
345 Res->Mem.IndexReg = 0; in CreateMem()
352 unsigned BaseReg, unsigned IndexReg, in CreateMem()
356 assert((SegReg || BaseReg || IndexReg) && "Invalid memory operand!"); in CreateMem()
365 Res->Mem.IndexReg = IndexReg; in CreateMem()
380 Op.Mem.BaseReg == basereg && Op.Mem.IndexReg == 0); in isSrcOp()
389 Op.Mem.BaseReg == basereg && Op.Mem.IndexReg == 0; in isDstOp()
581 unsigned BaseReg = 0, IndexReg = 0, Scale = 1; in ParseMemOperand() local
603 if (ParseRegister(IndexReg, L, L)) return 0; in ParseMemOperand()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/MCTargetDesc/ |
| D | X86MCCodeEmitter.cpp | 163 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is32BitMemOperand() local
167 (IndexReg.getReg() != 0 && in Is32BitMemOperand()
168 X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.getReg()))) in Is32BitMemOperand()
249 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in EmitMemModRMByte() local
255 assert(IndexReg.getReg() == 0 && "Invalid rip-relative address"); in EmitMemModRMByte()
286 IndexReg.getReg() == 0 && in EmitMemModRMByte()
325 assert(IndexReg.getReg() != X86::ESP && in EmitMemModRMByte()
326 IndexReg.getReg() != X86::RSP && "Cannot use ESP as index reg!"); in EmitMemModRMByte()
362 if (IndexReg.getReg()) in EmitMemModRMByte()
363 IndexRegNo = GetX86RegNum(IndexReg); in EmitMemModRMByte()
[all …]
|
| /external/llvm/lib/Target/X86/InstPrinter/ |
| D | X86ATTInstPrinter.cpp | 198 const MCOperand &IndexReg = MI->getOperand(Op + X86::AddrIndexReg); in printMemReference() local
212 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) in printMemReference()
219 if (IndexReg.getReg() || BaseReg.getReg()) { in printMemReference()
224 if (IndexReg.getReg()) { in printMemReference()
|
| D | X86IntelInstPrinter.cpp | 161 const MCOperand &IndexReg = MI->getOperand(Op+X86::AddrIndexReg); in printMemReference() local
179 if (IndexReg.getReg()) { in printMemReference()
193 if (DispVal || (!IndexReg.getReg() && !BaseReg.getReg())) { in printMemReference()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCFastISel.cpp | 163 unsigned &IndexReg);
433 unsigned &IndexReg) { in PPCSimplifyAddress() argument
454 IndexReg = PPCMaterializeInt(Offset, MVT::i64); in PPCSimplifyAddress()
455 assert(IndexReg && "Unexpected error in PPCMaterializeInt!"); in PPCSimplifyAddress()
519 unsigned IndexReg = 0; in PPCEmitLoad() local
520 PPCSimplifyAddress(Addr, UseOffset, IndexReg); in PPCEmitLoad()
583 .addReg(Addr.Base.Reg).addReg(IndexReg); in PPCEmitLoad()
655 unsigned IndexReg = 0; in PPCEmitStore() local
656 PPCSimplifyAddress(Addr, UseOffset, IndexReg); in PPCEmitStore()
722 if (IndexReg) in PPCEmitStore()
[all …]
|
| /external/capstone/arch/X86/ |
| D | X86ATTInstPrinter.c | 675 MCOperand *IndexReg = MCInst_getOperand(MI, Op + X86_AddrIndexReg); in printMemReference() local
686 …->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = MCOperand_getReg(IndexReg); in printMemReference()
707 if (MCOperand_getReg(IndexReg) || MCOperand_getReg(BaseReg)) { in printMemReference()
736 if (MCOperand_getReg(IndexReg) || MCOperand_getReg(BaseReg)) { in printMemReference()
742 if (MCOperand_getReg(IndexReg)) { in printMemReference()
|
| D | X86IntelInstPrinter.c | 771 MCOperand *IndexReg = MCInst_getOperand(MI, Op + X86_AddrIndexReg); in printMemReference() local
781 …->detail->x86.operands[MI->flat_insn->detail->x86.op_count].mem.index = MCOperand_getReg(IndexReg); in printMemReference()
803 if (MCOperand_getReg(IndexReg)) { in printMemReference()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 5255 unsigned IndexReg = MI.getOperand(3).getReg(); in emitCondStore() local
5265 if (STOCOpcode && !IndexReg && Subtarget.hasLoadStoreOnCond()) { in emitCondStore()
5297 .addReg(SrcReg).addOperand(Base).addImm(Disp).addReg(IndexReg); in emitCondStore()
|