Home
last modified time | relevance | path

Searched refs:SETLE (Results 1 – 25 of 64) sorted by relevance

123

/external/swiftshader/third_party/LLVM/lib/CodeGen/
DAnalysis.cpp159 case FCmpInst::FCMP_OLE: FOC = ISD::SETLE; FPC = ISD::SETOLE; break; in getFCmpCondCode()
167 case FCmpInst::FCMP_ULE: FOC = ISD::SETLE; FPC = ISD::SETULE; break; in getFCmpCondCode()
188 case ICmpInst::ICMP_SLE: return ISD::SETLE; in getICmpCondCode()
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h736 SETLE, // 1 X 1 0 1 True if less than or equal enumerator
746 return Code == SETGT || Code == SETGE || Code == SETLT || Code == SETLE; in isSignedIntSetCC()
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h874 SETLE, // 1 X 1 0 1 True if less than or equal enumerator
884 return Code == SETGT || Code == SETGE || Code == SETLT || Code == SETLE; in isSignedIntSetCC()
/external/llvm/lib/CodeGen/
DAnalysis.cpp189 case ISD::SETOLE: case ISD::SETULE: return ISD::SETLE; in getFCmpCodeWithoutNaN()
203 case ICmpInst::ICMP_SLE: return ISD::SETLE; in getICmpCondCode()
DTargetLoweringBase.cpp779 CCs[RTLIB::OLE_F32] = ISD::SETLE; in InitCmpLibcallCCs()
780 CCs[RTLIB::OLE_F64] = ISD::SETLE; in InitCmpLibcallCCs()
781 CCs[RTLIB::OLE_F128] = ISD::SETLE; in InitCmpLibcallCCs()
782 CCs[RTLIB::OLE_PPCF128] = ISD::SETLE; in InitCmpLibcallCCs()
/external/llvm/lib/Target/Hexagon/
DHexagonSelectCCInfo.td49 IntRegs:$fval, SETLE)),
/external/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrInteger.td47 defm LE_S : ComparisonInt<SETLE, "le_s">;
/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86InstrCMovSetCC.td102 defm SETLE : SETCC<0x9E, "setle", X86_COND_LE>; // signed less than or equal
/external/llvm/lib/Target/X86/
DX86InstrCMovSetCC.td110 defm SETLE : SETCC<0x9E, "setle", X86_COND_LE>; // signed less than or equal
DX86IntrinsicsInfo.h1865 X86_INTRINSIC_DATA(sse_comile_ss, COMI, X86ISD::COMI, ISD::SETLE),
1877 X86_INTRINSIC_DATA(sse_ucomile_ss, COMI, X86ISD::UCOMI, ISD::SETLE),
1883 X86_INTRINSIC_DATA(sse2_comile_sd, COMI, X86ISD::COMI, ISD::SETLE),
1927 X86_INTRINSIC_DATA(sse2_ucomile_sd, COMI, X86ISD::UCOMI, ISD::SETLE),
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp533 CCs[RTLIB::OLE_F32] = ISD::SETLE; in InitCmpLibcallCCs()
534 CCs[RTLIB::OLE_F64] = ISD::SETLE; in InitCmpLibcallCCs()
2093 case ISD::SETLE: in SimplifySetCC()
2247 if (Cond == ISD::SETLE || Cond == ISD::SETULE) { in SimplifySetCC()
2252 (Cond == ISD::SETLE) ? ISD::SETLT : ISD::SETULT); in SimplifySetCC()
2261 if ((Cond == ISD::SETLE || Cond == ISD::SETULE) && C1 == MaxVal) in SimplifySetCC()
2568 case ISD::SETLE: // X <=s Y --> X == 1 | Y == 0 --> ~Y | X in SimplifySetCC()
/external/llvm/lib/Target/AMDGPU/
DAMDGPUInstructions.td111 [{return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;}]
143 def COND_SLE : PatLeaf <(cond), [{return N->get() == ISD::SETLE;}]>;
/external/swiftshader/third_party/LLVM/lib/Target/Alpha/
DAlphaISelDAGToDAG.cpp315 case ISD::SETLE: case ISD::SETOLE: case ISD::SETULE: in Select()
/external/llvm/lib/Target/PowerPC/
DPPCInstrQPX.td1032 def : Pat<(setcc v4f64:$FRA, v4f64:$FRB, SETLE),
1079 def : Pat<(setcc v4f32:$FRA, v4f32:$FRB, SETLE),
1121 def : Pat<(v4f64 (selectcc i1:$lhs, i1:$rhs, v4f64:$tval, v4f64:$fval, SETLE)),
1142 def : Pat<(v4f32 (selectcc i1:$lhs, i1:$rhs, v4f32:$tval, v4f32:$fval, SETLE)),
1163 def : Pat<(v4i1 (selectcc i1:$lhs, i1:$rhs, v4i1:$tval, v4i1:$fval, SETLE)),
DPPCInstrInfo.td2969 def : Pat<(i1 (setcc i1:$s1, i1:$s2, SETLE)),
3112 defm : ExtSetCCPat<SETLE,
3144 defm : ExtSetCCPat<SETLE,
3187 defm : CRNotPat<(i1 (setcc i32:$s1, imm32SExt16:$imm, SETLE)),
3215 defm : CRNotPat<(i1 (setcc i32:$s1, i32:$s2, SETLE)),
3255 defm : CRNotPat<(i1 (setcc i64:$s1, imm64SExt16:$imm, SETLE)),
3283 defm : CRNotPat<(i1 (setcc i64:$s1, i64:$s2, SETLE)),
3310 defm : CRNotPat<(i1 (setcc f32:$s1, f32:$s2, SETLE)),
3341 defm : CRNotPat<(i1 (setcc f64:$s1, f64:$s2, SETLE)),
3364 def : Pat <(i1 (selectcc i1:$lhs, i1:$rhs, i1:$tval, i1:$fval, SETLE)),
[all …]
DPPCISelDAGToDAG.cpp2104 case ISD::SETLE: return PPC::PRED_LE; in getPredicateForSetCC()
2134 case ISD::SETLE: Invert = true; return 1; // !Bit #1 = SETULE in getCRIdxForSetCC()
2160 case ISD::SETLE: CC = ISD::SETGE; Swap = true; break; in getVCmpInst()
2206 case ISD::SETGE: CC = ISD::SETLE; Swap = true; break; in getVCmpInst()
2216 case ISD::SETLE: CC = ISD::SETGT; Negate = true; break; in getVCmpInst()
/external/swiftshader/third_party/LLVM/lib/Target/MBlaze/
DMBlazeInstrInfo.td769 def : Pat<(setcc (i32 GPR:$L), (i32 GPR:$R), SETLE),
806 (i32 GPR:$T), (i32 GPR:$F), SETLE),
840 def : Pat<(brcond (setcc (i32 GPR:$L), (i32 GPR:$R), SETLE), bb:$T),
DMBlazeInstrFPU.td166 def : Pat<(setcc (f32 GPR:$L), (f32 GPR:$R), SETLE),
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp559 case ISD::SETLE: return PPC::PRED_LE; in getPredicateForSetCC()
593 case ISD::SETLE: Invert = true; return 1; // !Bit #1 = SETULE in getCRIdxForSetCC()
/external/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp185 case ISD::SETLE: in softenSetCCOperands()
1588 case ISD::SETLE: in SimplifySetCC()
1763 if (Cond == ISD::SETLE || Cond == ISD::SETULE) { in SimplifySetCC()
1767 ISD::CondCode NewCC = (Cond == ISD::SETLE) ? ISD::SETLT : ISD::SETULT; in SimplifySetCC()
1784 if ((Cond == ISD::SETLE || Cond == ISD::SETULE) && C1 == MaxVal) in SimplifySetCC()
2164 case ISD::SETLE: // X <=s Y --> X == 1 | Y == 0 --> ~Y | X in SimplifySetCC()
DSelectionDAGDumper.cpp351 case ISD::SETLE: return "setle"; in getOperationName()
/external/llvm/lib/Target/BPF/
DBPFISelLowering.cpp429 case ISD::SETLE: in NegateCC()
/external/swiftshader/third_party/LLVM/lib/Target/Sparc/
DSparcISelLowering.cpp652 case ISD::SETLE: return SPCC::ICC_LE; in IntCondCCodeToICC()
674 case ISD::SETLE: in FPCondCCodeToFCC()
/external/llvm/lib/Target/Lanai/
DLanaiISelLowering.cpp819 case ISD::SETLE: in IntCondCCodeToICC()
1261 SDValue SetCC = DAG.getSetCC(dl, MVT::i32, NegatedPlus32, Zero, ISD::SETLE); in LowerSRL_PARTS()
/external/swiftshader/third_party/LLVM/lib/Target/PTX/
DPTXInstrInfo.td554 defm SETPLEs16 : PTX_SETP_I<RegI16, "s16", i16imm, SETLE, "le">;
567 defm SETPLEs32 : PTX_SETP_I<RegI32, "s32", i32imm, SETLE, "le">;
580 defm SETPLEs64 : PTX_SETP_I<RegI64, "s64", i64imm, SETLE, "le">;

123