Home
last modified time | relevance | path

Searched refs:SHADER_OPCODE_TXL (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dbrw_shader.cpp213 case SHADER_OPCODE_TXL: in brw_instruction_name()
786 opcode == SHADER_OPCODE_TXL || in is_tex()
Dbrw_fs_generator.cpp683 case SHADER_OPCODE_TXL: in generate_tex()
795 case SHADER_OPCODE_TXL: in generate_tex()
1861 case SHADER_OPCODE_TXL: in generate_code()
Dbrw_vec4_generator.cpp122 case SHADER_OPCODE_TXL: in generate_tex()
181 case SHADER_OPCODE_TXL: in generate_tex()
1755 case SHADER_OPCODE_TXL: in generate_code()
Dbrw_fs.cpp934 case SHADER_OPCODE_TXL: in implied_mrf_writes()
3755 const bool has_lod = (op == SHADER_OPCODE_TXL || op == FS_OPCODE_TXB || in lower_sampler_logical_send_gen4()
3889 case SHADER_OPCODE_TXL: in lower_sampler_logical_send_gen5()
4016 case SHADER_OPCODE_TXL: in lower_sampler_logical_send_gen7()
4017 if (devinfo->gen >= 9 && op == SHADER_OPCODE_TXL && lod.is_zero()) { in lower_sampler_logical_send_gen7()
4354 lower_sampler_logical_send(ibld, inst, SHADER_OPCODE_TXL); in lower_logical_sends()
4643 (inst->opcode == SHADER_OPCODE_TXL || in get_sampler_lowered_simd_width()
Dbrw_vec4_visitor.cpp931 case ir_tex: opcode = SHADER_OPCODE_TXL; break; in emit_texture()
932 case ir_txl: opcode = SHADER_OPCODE_TXL; break; in emit_texture()
Dbrw_defines.h984 SHADER_OPCODE_TXL, enumerator
Dbrw_schedule_instructions.cpp247 case SHADER_OPCODE_TXL: in set_latency_gen7()
Dbrw_vec4.cpp350 case SHADER_OPCODE_TXL: in implied_mrf_writes()