Home
last modified time | relevance | path

Searched refs:mcr2 (Results 1 – 25 of 30) sorted by relevance

12

/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/
Dintrinsics.ll12 ; CHECK: mcr2
13 tail call void @llvm.arm.mcr2(i32 7, i32 1, i32 %1, i32 1, i32 1, i32 4) nounwind
33 declare void @llvm.arm.mcr2(i32, i32, i32, i32, i32, i32) nounwind
/external/llvm/test/CodeGen/ARM/
Dintrinsics-coprocessor.ll12 ; CHECK: mcr2 p7, #1, r{{[0-9]+}}, c1, c1, #4
13 tail call void @llvm.arm.mcr2(i32 7, i32 1, i32 %1, i32 1, i32 1, i32 4) nounwind
69 declare void @llvm.arm.mcr2(i32, i32, i32, i32, i32, i32) nounwind
/external/llvm/test/MC/Disassembler/ARM/
Dinvalid-thumbv8.txt44 # CHECK-V7: mcr2
49 # CHECK-V7: mcr2
54 # CHECK-V7: mcr2
Dinvalid-armv8.txt44 # CHECK-V7: mcr2
49 # CHECK-V7: mcr2
54 # CHECK-V7: mcr2
Darm-tests.txt99 # CHECK: mcr2 p0, #0, r2, c1, c0, #7
Dthumb2.txt1023 # CHECK: mcr2 p7, #1, r5, c1, c1, #4
Dbasic-arm-instructions.txt712 # CHECK: mcr2 p7, #1, r5, c1, c1, #4
/external/clang/test/CodeGen/
Dbuiltins-arm.c179 void mcr2(unsigned a) { in mcr2() function
/external/swiftshader/third_party/LLVM/test/MC/ARM/
Ddiagnostics.s81 mcr2 p7, #8, r5, c1, c1, #4
82 mcr2 p7, #1, r5, c1, c1, #8
Dbasic-arm-instructions.s793 mcr2 p7, #1, r5, c1, c1, #4
796 @ CHECK: mcr2 p7, #1, r5, c1, c1, #4 @ encoding: [0x91,0x57,0x21,0xfe]
Dbasic-thumb2-instructions.s1068 mcr2 p7, #1, r5, c1, c1, #4
1071 @ CHECK: mcr2 p7, #1, r5, c1, c1, #4 @ encoding: [0x21,0xfe,0x91,0x57]
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Darm-tests.txt75 # CHECK: mcr2 p0, #0, r2, c1, c0, #7
Dbasic-arm-instructions.txt631 # CHECK: mcr2 p7, #1, r5, c1, c1, #4
Dthumb2.txt906 # CHECK: mcr2 p7, #1, r5, c1, c1, #4
/external/llvm/test/MC/ARM/
Ddiagnostics.s143 mcr2 p7, #8, r5, c1, c1, #4
144 mcr2 p7, #1, r5, c1, c1, #8
Dbasic-thumb2-instructions.s1377 mcr2 p7, #1, r5, c1, c1, #4
1379 mcr2 p4, #2, r2, c1, c3
1382 @ CHECK: mcr2 p7, #1, r5, c1, c1, #4 @ encoding: [0x21,0xfe,0x91,0x57]
1384 @ CHECK: mcr2 p4, #2, r2, c1, c3, #0 @ encoding: [0x41,0xfe,0x13,0x24]
Dbasic-arm-instructions.s1244 mcr2 p7, #1, r5, c1, c1, #4
1247 @ CHECK: mcr2 p7, #1, r5, c1, c1, #4 @ encoding: [0x91,0x57,0x21,0xfe]
/external/capstone/suite/MC/ARM/
Dbasic-thumb2-instructions.s.cs428 0x21,0xfe,0x91,0x57 = mcr2 p7, #1, r5, c1, c1, #4
430 0x41,0xfe,0x13,0x24 = mcr2 p4, #2, r2, c1, c3, #0
Dbasic-arm-instructions.s.cs343 0x91,0x57,0x21,0xfe = mcr2 p7, #1, r5, c1, c1, #4
/external/v8/src/arm/
Dassembler-arm.h1069 void mcr2(Coprocessor coproc, int opcode_1,
Dassembler-arm.cc2341 void Assembler::mcr2(Coprocessor coproc, int opcode_1, Register rd, in mcr2() function in v8::internal::Assembler
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td4203 def t2MCR2 : t2MovRCopro<0b1111, "mcr2", 0,
4210 def : t2InstAlias<"mcr2${p} $cop, $opc1, $Rt, $CRn, $CRm",
DARMInstrInfo.td5093 def MCR2 : MovRCopro2<"mcr2", 0 /* from ARM core register to coprocessor */,
5100 def : ARMInstAlias<"mcr2 $cop, $opc1, $Rt, $CRn, $CRm",
/external/capstone/arch/ARM/
DARMGenAsmWriter.inc8890 AsmString = "mcr2 $\xFF\x01\x05, $\x02, $\x03, $\xFF\x04\x06, $\xFF\x05\x06";
10918 AsmString = "mcr2$\xFF\x07\x01} $\xFF\x01\x05, $\x02, $\x03, $\xFF\x04\x06, $\xFF\x05\x06";
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMInstrThumb2.td3670 def t2MCR2 : t2MovRCopro<0b1111, "mcr2", 0,

12