/external/swiftshader/third_party/subzero/tests_lit/assembler/arm32/ |
D | div-vec.ll | 148 ; ASM: uxtb r0, r0 149 ; ASM: uxtb r1, r1 151 ; ASM: uxtb r0, r0 152 ; ASM: uxtb r1, r1 154 ; ASM: uxtb r0, r0 155 ; ASM: uxtb r1, r1 157 ; ASM: uxtb r0, r0 158 ; ASM: uxtb r1, r1 160 ; ASM: uxtb r0, r0 161 ; ASM: uxtb r1, r1 [all …]
|
D | uxtb.ll | 36 ; ASM-NEXT: uxtb r0, r0 46 ; ASM-NEXT: uxtb r1, r1
|
/external/llvm/test/CodeGen/ARM/ |
D | fast-isel-fold.ll | 11 ; ARM-NOT: uxtb 15 ; THUMB-NOT: uxtb 40 ; ARM-NOT: uxtb 44 ; THUMB-NOT: uxtb
|
D | uxt_rot.ll | 24 ; CHECK: uxtb 25 ; CHECK-NOT: uxtb
|
D | atomic-cmpxchg.ll | 38 ; CHECK-ARMV6-NEXT: uxtb [[DESIRED:r[0-9]+]], r1 66 ; CHECK-ARMV7-NEXT: uxtb [[DESIRED:r[0-9]+]], r1 85 ; CHECK-THUMBV7-NEXT: uxtb [[DESIRED:r[0-9]+]], r1
|
D | ldstrex.ll | 38 ; CHECK-NOT: uxtb 68 ; CHECK-NOT: uxtb 149 ; CHECK-NOT: uxtb
|
D | ldaex-stlex.ll | 36 ; CHECK-NOT: uxtb 66 ; CHECK-NOT: uxtb
|
/external/llvm/test/MC/AArch64/ |
D | arm64-arithmetic-encoding.s | 170 add w1, w2, w3, uxtb 179 ; CHECK: add w1, w2, w3, uxtb ; encoding: [0x41,0x00,0x23,0x0b] 188 add x1, x2, w3, uxtb 195 ; CHECK: add x1, x2, w3, uxtb ; encoding: [0x41,0x00,0x23,0x8b] 214 sub w1, w2, w3, uxtb 223 ; CHECK: sub w1, w2, w3, uxtb ; encoding: [0x41,0x00,0x23,0x4b] 232 sub x1, x2, w3, uxtb 239 ; CHECK: sub x1, x2, w3, uxtb ; encoding: [0x41,0x00,0x23,0xcb] 258 adds w1, w2, w3, uxtb 267 ; CHECK: adds w1, w2, w3, uxtb ; encoding: [0x41,0x00,0x23,0x2b] [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | addsub_ext.ll | 22 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb 27 ; CHECK: add {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb #3 34 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb 39 ; CHECK: add {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb #1 67 ; CHECK: cmp {{w[0-9]+}}, {{w[0-9]+}}, uxtb 97 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb 102 ; CHECK: sub {{w[0-9]+}}, {{w[0-9]+}}, {{w[0-9]+}}, uxtb #3 109 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb 114 ; CHECK: sub {{x[0-9]+}}, {{x[0-9]+}}, {{w[0-9]+}}, uxtb #1
|
D | fast-isel-int-ext2.ll | 11 ; CHECK-NOT: uxtb 39 ; CHECK-NOT: uxtb 152 ; CHECK-NOT: uxtb 180 ; CHECK-NOT: uxtb 293 ; CHECK-NOT: uxtb 323 ; CHECK-NOT: uxtb
|
D | fast-isel-int-ext.ll | 153 ; CHECK-NOT: uxtb 175 ; CHECK-NOT: uxtb 264 ; CHECK-NOT: uxtb 286 ; CHECK-NOT: uxtb 375 ; CHECK-NOT: uxtb 399 ; CHECK-NOT: uxtb
|
D | arm64-ldxr-stxr.ll | 38 ; CHECK-NOT: uxtb 95 ; CHECK-NOT: uxtb 175 ; CHECK-NOT: uxtb 232 ; CHECK-NOT: uxtb
|
/external/swiftshader/third_party/LLVM/test/CodeGen/ARM/ |
D | fast-isel.ll | 83 ; THUMB: uxtb 88 ; ARM: uxtb 124 ; THUMB: uxtb 130 ; ARM: uxtb
|
D | uxt_rot.ll | 1 ; RUN: llc < %s -march=arm -mattr=+v6 | grep uxtb | count 1
|
/external/llvm/test/MC/ARM/ |
D | thumb.s | 33 uxtb r3, r6 35 @ CHECK: uxtb r3, r6 @ encoding: [0xf3,0xb2]
|
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/ |
D | nacl-mem-intrinsics.ll | 373 ; ARM32: uxtb 394 ; ARM32: uxtb 412 ; ARM32: uxtb 429 ; ARM32: uxtb 446 ; ARM32: uxtb 464 ; ARM32: uxtb 483 ; ARM32: uxtb 503 ; ARM32: uxtb 522 ; ARM32: uxtb 541 ; ARM32: uxtb [all …]
|
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
D | thumb.s | 33 uxtb r3, r6 35 @ CHECK: uxtb r3, r6 @ encoding: [0xf3,0xb2]
|
/external/llvm/test/CodeGen/Thumb2/ |
D | thumb2-shifter.ll | 43 ; A8: uxtb r2, r2 58 ; A8: uxtb r2, r2 73 ; A8: uxtb r2, r2
|
D | thumb2-uxt_rot.ll | 7 ; A8: uxtb r0, r0 17 ; M3: uxtb r1, r1
|
D | thumb2-sxt-uxt.ll | 26 ; CHECK: uxtb
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-arithmetic.txt | 173 # CHECK: add w1, w2, w3, uxtb 189 # CHECK: add x1, x2, w3, uxtb 215 # CHECK: sub w1, w2, w3, uxtb 231 # CHECK: sub x1, x2, w3, uxtb 257 # CHECK: adds w1, w2, w3, uxtb 273 # CHECK: adds x1, x2, w3, uxtb 295 # CHECK: subs w1, w2, w3, uxtb 311 # CHECK: subs x1, x2, w3, uxtb
|
/external/capstone/suite/MC/ARM/ |
D | thumb.s.cs | 13 0xf3,0xb2 = uxtb r3, r6
|
/external/swiftshader/third_party/LLVM/test/CodeGen/Thumb2/ |
D | thumb2-sxt-uxt.ll | 26 ; CHECK: uxtb
|
D | thumb2-uxt_rot.ll | 5 ; CHECK: uxtb r0, r0
|
/external/capstone/suite/MC/AArch64/ |
D | basic-a64-instructions.s.cs | 2 0x82,0x00,0x25,0x8b = add x2, x4, w5, uxtb 10 0xa2,0x00,0x27,0x0b = add w2, w5, w7, uxtb 22 0x82,0x08,0x25,0xcb = sub x2, x4, w5, uxtb #2 30 0xa2,0x00,0x27,0x4b = sub w2, w5, w7, uxtb 38 0x82,0x08,0x25,0xab = adds x2, x4, w5, uxtb #2 46 0xa2,0x00,0x27,0x2b = adds w2, w5, w7, uxtb 54 0x82,0x08,0x25,0xeb = subs x2, x4, w5, uxtb #2 62 0xa2,0x00,0x27,0x6b = subs w2, w5, w7, uxtb 70 0x9f,0x08,0x25,0xeb = cmp x4, w5, uxtb #2 78 0xbf,0x00,0x27,0x6b = cmp w5, w7, uxtb [all …]
|